Keyword : instruction level parallelism

Power Estimation of Partitioned Register Files in a Clustered Architecture with Performance Evaluation
Yukinori SATO Ken-ichi SUZUKI Tadao NAKAMURA 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2007/03/01
Vol. E90-D  No. 3 ; pp. 627-636
Type of Manuscript:  PAPER
Category: VLSI Systems
Keyword: 
clustered architecture, partitioned register files, non-consistent register files, instruction level parallelism, 
 Summary | Full Text:PDF(575KB)
A Transparent Transient Faults Tolerance Mechanism for Superscalar Processors
Toshinori SATO 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2003/12/01
Vol. E86-D  No. 12 ; pp. 2508-2516
Type of Manuscript:  Special Section PAPER (Special Issue on Dependable Computing)
Category: Dependable Systems
Keyword: 
fault-tolerance, time redundancy, transient faults, instruction level parallelism, instruction reissue, 
 Summary | Full Text:PDF(1.8MB)
Resource-Optimal Software Pipelining Using Flow Graphs
Dirk FIMMEL Jan MULLER Renate MERKER 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2003/09/01
Vol. E86-D  No. 9 ; pp. 1560-1568
Type of Manuscript:  INVITED PAPER (Special Issue on Parallel and Distributed Computing, Applications and Technologies)
Category: Software Systems and Technologies
Keyword: 
software pipelining, instruction level parallelism, integer linear programming, resource constraints, heterogeneous architectures, 
 Summary | Full Text:PDF(460.1KB)
Potential of Constructive Timing-Violation
Toshinori SATO Itsujiro ARITA 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 2002/02/01
Vol. E85-C  No. 2 ; pp. 323-330
Type of Manuscript:  Special Section PAPER (Special Issue on High-Performance and Low-Power Microprocessors)
Category: High-Performance Technologies
Keyword: 
instruction level parallelism, low power design, fault tolerance, timing constraints, speculative execution, 
 Summary | Full Text:PDF(353.2KB)
Proposal of a Multi-Threaded Processor Architecture for Embedded Systems and Its Evaluation
Shinsuke KOBAYASHI Yoshinori TAKEUCHI Akira KITAJIMA Masaharu IMAI 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2001/03/01
Vol. E84-A  No. 3 ; pp. 748-754
Type of Manuscript:  Special Section PAPER (Special Section of Selected Papers from the 13th Workshop on Circuits and Systems in Karuizawa)
Category: 
Keyword: 
multi-threading, very long instruction word (VLIW), instruction level parallelism, thread level parallelism, HW/SW co-design, 
 Summary | Full Text:PDF(577.8KB)
A Microprocessor Architecture Utilizing Histories of Dynamic Sequences Saved in Distributed Memories
Toshinori SATO 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 1998/09/25
Vol. E81-C  No. 9 ; pp. 1398-1407
Type of Manuscript:  Special Section PAPER (Special Issue on Novel VLSI Processor Architectures)
Category: 
Keyword: 
instruction level parallelism, superscalar processors, out-of-order execution, non-consecutive basic block buffer, dynamic speculation of data dependence, 
 Summary | Full Text:PDF(902.9KB)