Keyword : in-place scheduling


Reducing Interconnect Complexity for Efficient Path Metric Memory Management in Viterbi Decoders
Ming-Der SHIEH Tai-Ping WANG Chien-Ming WU 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2008/09/01
Vol. E91-D  No. 9 ; pp. 2300-2311
Type of Manuscript:  PAPER
Category: VLSI Systems
Keyword: 
Viterbi decoder (VD)in-place schedulingpath metric memory managementVLSI architecture
 Summary | Full Text:PDF