Keyword : high access speed


Array Design of High-Density Emerging Memories Making Clamped Bit-Line Sense Amplifier Compatible with Dummy Cell Average Read Scheme
Ziyue ZHANG Takashi OHSAWA 
Publication:   
Publication Date: 2020/08/01
Vol. E103-C  No. 8 ; pp. 372-380
Type of Manuscript:  PAPER
Category: Integrated Electronics
Keyword: 
dummy cell average read schemeCBLSASTT-MRAMarray designhigh access speed
 Summary | Full Text:PDF(1.7MB)