Keyword : hardware security


A 0.72pJ/bit 400μm2 Physical Random Number Generator Utilizing SAR Technique for Secure Implementation on Sensor Nodes
Takuji MIKI Noriyuki MIURA Makoto NAGATA 
Publication:   
Publication Date: 2019/07/01
Vol. E102-C  No. 7 ; pp. 530-537
Type of Manuscript:  Special Section PAPER (Special Section on Analog Circuits and Their Application Technologies)
Category: 
Keyword: 
hardware securityphysical random numberrandom maskingSAR ADC
 Summary | Full Text:PDF

An ASIC Crypto Processor for 254-Bit Prime-Field Pairing Featuring Programmable Arithmetic Core Optimized for Quadratic Extension Field
Hiromitsu AWANO Tadayuki ICHIHASHI Makoto IKEDA 
Publication:   
Publication Date: 2019/01/01
Vol. E102-A  No. 1 ; pp. 56-64
Type of Manuscript:  Special Section PAPER (Special Section on Cryptography and Information Security)
Category: 
Keyword: 
pairing based cryptographyhardware securityASICoptimal-ate pairinginstruction scheduling optimization
 Summary | Full Text:PDF

Trojan Vulnerability Map: An Efficient Metric for Modeling and Improving the Security Level of Hardware
Mahmoud BAKHSHIZADEH Ali JAHANIAN 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2014/11/01
Vol. E97-A  No. 11 ; pp. 2218-2226
Type of Manuscript:  PAPER
Category: VLSI Design Technology and CAD
Keyword: 
hardware securityhardware trojanphysical design
 Summary | Full Text:PDF

Detecting Hardware Trojan through Time Domain Constrained Estimator Based Unified Subspace Technique
Mingfu XUE Wei LIU Aiqun HU Youdong WANG 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2014/03/01
Vol. E97-D  No. 3 ; pp. 606-609
Type of Manuscript:  LETTER
Category: Dependable Computing
Keyword: 
information securityhardware securityhardware Trojan detectionunified subspace techniquetime domain constrained estimator
 Summary | Full Text:PDF

Logic-Level Analysis of Fault Attacks and a Cost-Effective Countermeasure Design
Masahiro KAMINAGA Takashi WATANABE Takashi ENDO Toshio OKOCHI 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2008/07/01
Vol. E91-A  No. 7 ; pp. 1816-1819
Type of Manuscript:  LETTER
Category: Cryptography and Information Security
Keyword: 
fault attackhardware security
 Summary | Full Text:PDF