Keyword : hardware and disign

Automatic Generation and Verification of Sufficient Correctness Properties of Synchornous Array Processors
Stan Y. LIAO Srinivas DEVADAS 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 1993/09/25
Vol. E76-D  No. 9 ; pp. 1030-1038
Type of Manuscript:  INVITED PAPER (Special Issue on Synthesis and Verification of Hardware Design)
Category: Design Verification
formal verificationautomatalanguageand theory of computinghardware and disign
 Summary | Full Text:PDF