Keyword : discrete event simulation


NSIM: An Interconnection Network Simulator for Extreme-Scale Parallel Computers
Hideki MIWA Ryutaro SUSUKITA Hidetomo SHIBAMURA Tomoya HIRAO Jun MAKI Makoto YOSHIDA Takayuki KANDO Yuichiro AJIMA Ikuo MIYOSHI Toshiyuki SHIMIZU Yuji OINAGA Hisashige ANDO Yuichi INADOMI Koji INOUE Mutsumi AOYAGI Kazuaki MURAKAMI 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2011/12/01
Vol. E94-D  No. 12 ; pp. 2298-2308
Type of Manuscript:  Special Section PAPER (Special Section on Parallel and Distributed Computing and Networking)
Category: 
Keyword: 
discrete event simulationmultiprocessor interconnectionparallel processing
 Summary | Full Text:PDF(1.5MB)

Verification of Wafer Test Process Simulation in VLSI Manufacturing System and Its Application
Akihisa CHIKAMURA Koji NAKAMAE Hiromu FUJIOKA 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 1999/06/25
Vol. E82-C  No. 6 ; pp. 1013-1017
Type of Manuscript:  PAPER
Category: Integrated Electronics
Keyword: 
discrete event simulationwafer test processLSI manufacturingcost
 Summary | Full Text:PDF(436KB)

Effect of 300 mm Wafer Transition and Test Processing Logistics on VLSI Manufacturing Final Test Process Efficiency and Cost
Akihisa CHIKAMURA Koji NAKAMAE Hiromu FUJIOKA 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 1999/04/25
Vol. E82-C  No. 4 ; pp. 638-645
Type of Manuscript:  PAPER
Category: Integrated Electronics
Keyword: 
300 mm waferlot sizetest processing logisticsproduction dispatching rule schedulingexpress lotcostfinal test processLSI manufacturingdiscrete event simulation
 Summary | Full Text:PDF(629.3KB)

Effect of Express Lots on Production Dispatching Rule Scheduling and Cost in VLSI Manufacturing Final Test Process
Akihisa CHIKAMURA Koji NAKAMAE Hiromu FUJIOKA 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 1999/01/25
Vol. E82-C  No. 1 ; pp. 86-93
Type of Manuscript:  PAPER
Category: Integrated Electronics
Keyword: 
production dispatching rule schedulingexpress lotfinal test costfinal test processLSI manufacturingdiscrete event simulation
 Summary | Full Text:PDF(599.7KB)

Simulation System for Resource Planning and Line Performance Evaluation of ASIC Manufacturing Lines
Shinji NAKAMURA Chisato HASHIMOTO Akira SHINDO Osamu MORI Junro NOSE 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 1996/03/25
Vol. E79-C  No. 3 ; pp. 290-300
Type of Manuscript:  Special Section PAPER (Special Issue on Scientific ULSI Manufacturing Technology)
Category: CIM/CAM
Keyword: 
LSI manufacturing lineline modelresource planningdiscrete event simulationturnaround timework-in-processthroughput
 Summary | Full Text:PDF(1008.1KB)