Keyword : design correctness


A Formal Verification Algorithm for Pipelined Processors
Toru SHONAI Tsuguo SHIMIZU 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1995/05/25
Vol. E78-A  No. 5 ; pp. 618-631
Type of Manuscript:  PAPER
Category: VLSI Design Technology and CAD
Keyword: 
formal verificationhardware verificationspecificationsdesign correctnessproofpipeline invariant
 Summary | Full Text:PDF(1.1MB)