Keyword : deep submicron

Low-Voltage Analog Switch in Deep Submicron CMOS: Design Technique and Experimental Measurements
Christian Jesus B. FAYOMI Mohamad SAWAN Gordon W. ROBERTS 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2006/04/01
Vol. E89-A  No. 4 ; pp. 1076-1087
Type of Manuscript:  PAPER
Category: Analog Signal Processing
Keyword: 
reliable low-voltage CMOS analog design, deep submicron, clock booster, CMOS analog switches, bootstrapped CMOS switches, 
 Summary | Full Text:PDF
Modeling the Influence of Input-to-Output Coupling Capacitance on CMOS Inverter Delay
Zhangcai HUANG Atsushi KUROKAWA Yun YANG Hong YU Yasuaki INOUE 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2006/04/01
Vol. E89-A  No. 4 ; pp. 840-846
Type of Manuscript:  Special Section PAPER (Special Section on Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
Category: 
Keyword: 
CMOS inverter, overshooting effect, deep submicron, timing analysis, 
 Summary | Full Text:PDF
Fabrication and Delay Time Analysis of Deep Submicron CMOS Devices
Yasuo NARA Manabu DEURA Ken-ichi GOTO Tatsuya YAMAZAKI Tetsu FUKANO Toshihiro SUGII 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 1995/03/25
Vol. E78-C  No. 3 ; pp. 293-298
Type of Manuscript:  Special Section PAPER (Special Issue on Sub-1/4 Micron Device and Process Technologies)
Category: 
Keyword: 
deep submicron, CMOS, gate resistance, salicide, propagation delay time, SPICE, 
 Summary | Full Text:PDF
Ultimate Lower Bound of Power for MOS Integrated Circuits and Their Applications
Kunihiro ASADA Mike LEE 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 1994/07/25
Vol. E77-C  No. 7 ; pp. 1131-1137
Type of Manuscript:  PAPER
Category: Integrated Electronics
Keyword: 
SOI, deep submicron, charging and discharging energy, recycled energy, TDGC model, transient device simulation, finite element method, future MOS LSI, 
 Summary | Full Text:PDF