IEICE Trans

Keyword : content-addressable memory

A Fast Updatable Implementation of Index Generation Functions Using Multiple IGUs Tsutomu SASAO
Publication: Publication Date: 2017/08/01 Vol. E100-D No. 8 ; pp. 1574-1582 Type of Manuscript: Special Section PAPER (Special Section on Multiple-Valued Logic and VLSI Computing) Category: Logic Design Keyword: random function, CAM, content-addressable memory, linear decomposition, linear transformation, statistical analysis, update method,
	Summary \| Full Text:PDF(477.4KB)

A Balanced Decision Tree Based Heuristic for Linear Decomposition of Index Generation Functions Shinobu NAGAYAMA Tsutomu SASAO Jon T. BUTLER
Publication: Publication Date: 2017/08/01 Vol. E100-D No. 8 ; pp. 1583-1591 Type of Manuscript: Special Section PAPER (Special Section on Multiple-Valued Logic and VLSI Computing) Category: Logic Design Keyword: index generation functions, linear decomposition, incompletely specified functions, balanced decision tree, content-addressable memory, logic design, heuristic,
	Summary \| Full Text:PDF(694.2KB)

High-Speed Design of Conflictless Name Lookup and Efficient Selective Cache on CCN Router Atsushi OOKA Shingo ATA Kazunari INOUE Masayuki MURATA
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2015/04/01 Vol. E98-B No. 4 ; pp. 607-620 Type of Manuscript: PAPER Category: Network Keyword: future networks, content-centric networking, architecture, router hardware, content-addressable memory, bloom filter,
	Summary \| Full Text:PDF(1.7MB)

Implementation of a DRAM-Cell-Based Multiple-Valued Logic-in-Memory Circuit Hiromitsu KIMURA Takahiro HANYU Michitaka KAMEYAMA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2002/10/01 Vol. E85-C No. 10 ; pp. 1814-1823 Type of Manuscript: PAPER Category: Optoelectronics Keyword: interconnection problem, pass-transistor network, functional pass gate, multiple-valued logic, content-addressable memory,
	Summary \| Full Text:PDF(1.5MB)

A Content-Addressable Memory Using "Switched Diffusion Analog Memory with Feedback Circuit" Tomochika HARADA Shigeo SATO Koji NAKAJIMA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1999/02/25 Vol. E82-A No. 2 ; pp. 370-377 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuit Techniques and Related Topics) Category: Keyword: nonvolatile analog memory, content-addressable memory, recognition, SDAM, analog technology,
	Summary \| Full Text:PDF(750.1KB)

A Collision Detection Processor for Intelligent Vehicles Masanori HARIYAMA Michitaka KAMEYAMA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1993/12/25 Vol. E76-C No. 12 ; pp. 1804-1811 Type of Manuscript: Special Section PAPER (Special Issue on ASICs for Automotive Electronics) Category: Keyword: special-purpose VLSI, content-addressable memory, rectangular solid representation,
	Summary \| Full Text:PDF(650.5KB)

A High-Density Multiple-Valued Content-Addressable Memory Based on One Transistor Cell Satoshi ARAGAKI Takahiro HANYU Tatsuo HIGUCHI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1993/11/25 Vol. E76-C No. 11 ; pp. 1649-1656 Type of Manuscript: Special Section PAPER (Special Issue on LSI Memories) Category: Application Specific Memory Keyword: content-addressable memory, multiple-valued logic, floating-gate MOS, threshold function, logic-value conversion, relational search operation,
	Summary \| Full Text:PDF(608.8KB)