Keyword : compiler optimization


Impacts of Compiler Optimizations on Address Bus Energy: An Empirical Study
Hiroyuki TOMIYAMA 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2004/10/01
Vol. E87-A  No. 10 ; pp. 2815-2820
Type of Manuscript:  LETTER
Category: VLSI Design Technology and CAD
Keyword: 
compiler optimizationembedded systemslow energybus encoding
 Summary | Full Text:PDF

Instruction Scheduling to Reduce Switching Activity of Off-Chip Buses for Low-Power Systems with Caches
Hiroyuki TOMIYAMA Tohru ISHIHARA Akihiko INOUE Hiroto YASUURA 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1998/12/25
Vol. E81-A  No. 12 ; pp. 2621-2629
Type of Manuscript:  Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: Compiler
Keyword: 
compiler optimizationinstruction schedulinglow powercaches
 Summary | Full Text:PDF

Efficient Hybrid Allocation of Processor Registers for Compiling Telephone Call Control Programs
Norio SATO 
Publication:   IEICE TRANSACTIONS on Communications
Publication Date: 1998/10/25
Vol. E81-B  No. 10 ; pp. 1868-1880
Type of Manuscript:  PAPER
Category: Communication Software
Keyword: 
compiler optimizationgraph-coloring register allocationextended basic-blocktelephone call processing
 Summary | Full Text:PDF