IEICE Trans

Keyword : circuit

Fast Optical Circuit Switch for Intra-Datacenter Networking Koh UEDA Yojiro MORI Hiroshi HASEGAWA Hiroyuki MATSUURA Kiyo ISHII Haruhiko KUWATSUKA Shu NAMIKI Toshio WATANABE Ken-ichi SATO
Publication: Publication Date: 2017/10/01 Vol. E100-B No. 10 ; pp. 1740-1746 Type of Manuscript: INVITED PAPER (Joint Special Section on Opto-electronics and Communications for Future Optical Network) Category: Keyword: switching, circuit, array waveguide devices,
	Summary \| Full Text:PDF(2.3MB)

Threshold-Logic Devices Consisting of Subthreshold CMOS Circuits Taichi OGAWA Tetsuya HIROSE Tetsuya ASAI Yoshihito AMEMIYA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2009/02/01 Vol. E92-A No. 2 ; pp. 436-442 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuit Techniques and Related Topics) Category: Keyword: subthreshold, MOS, circuit, threshold logic, majority logic, gate, current mode,
	Summary \| Full Text:PDF(704.4KB)

Recent Advances in Measurement Techniques for Microwave Active Devices and Circuits Yasushi ITOH Kazuhiko HONJO
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2004/05/01 Vol. E87-C No. 5 ; pp. 657-664 Type of Manuscript: REVIEW PAPER Category: Keyword: microwaves, measurement, active device, circuit, vector network analysis, load-pull, probing, sampling, sensing,
	Summary \| Full Text:PDF(1.8MB)

A Novel Distortion Compensation Technique Using an Active Inductor Hitoshi HAYASHI Masahiro MURAGUCHI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1999/05/25 Vol. E82-C No. 5 ; pp. 687-691 Type of Manuscript: Special Section PAPER (Special Issue on Low Distortion Technology for Microwave Devices and Circuits) Category: Keyword: low, distortion, active, inductance, circuit,
	Summary \| Full Text:PDF(881.3KB)

A Novel Optical Control Technique Using Tunable Inductance Circuits Hitoshi HAYASHI Masashi NAKATSUGAWA Tadao NAKAGAWA Masahiro MURAGUCHI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1998/02/25 Vol. E81-C No. 2 ; pp. 299-304 Type of Manuscript: PAPER Category: Microwave and Millimeter Wave Technology Keyword: optical, control, tunable, inductance, circuit,
	Summary \| Full Text:PDF(630.3KB)

Single-Electron Majority Logic Circuits Hiroki IWAMURA Masamichi AKAZAWA Yoshihito AMEMIYA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1998/01/25 Vol. E81-C No. 1 ; pp. 42-48 Type of Manuscript: Special Section PAPER (Special Issue on Technology Challenges for Single Electron Devices) Category: Keyword: single electron majority logic, threshold logic, gate, circuit, thermal noise,
	Summary \| Full Text:PDF(609.2KB)

Eliciting the Potential Functions of Single-Electron Circuits Masamichi AKAZAWA Yoshihito AMEMIYA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1997/07/25 Vol. E80-C No. 7 ; pp. 849-858 Type of Manuscript: INVITED PAPER (Special Issue on New Concept Device and Novel Architecture LSIs) Category: Keyword: single-electron, SET, logic, circuit, stability diagram, Boltzmann machine,
	Summary \| Full Text:PDF(826.3KB)

Availability of the Overlapped Block Relaxation Newton Method for Nonlinear Large Scale Circuit Simulation Nobuyuki TANAKA Yoshimitsu ARAI Satoru YAMAGUCHI Hisashi TOMIMURO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1995/02/25 Vol. E78-A No. 2 ; pp. 152-159 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuit Techniques and Computer Aided Design) Category: Keyword: nonlinear, circuit, simulation, overlap, relaxation,
	Summary \| Full Text:PDF(623.1KB)

Fault Analysis on (K+1)-Valued PLA Structure Logic Circuits Hui Min WANG Chung Len LEE Jwu E CHEN
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1993/06/25 Vol. E76-A No. 6 ; pp. 1001-1010 Type of Manuscript: PAPER Category: Fault Analysis, Testing and Verification Keyword: fault analysis (K+1)-valued logic circuits, PLA, two-level, circuit,
	Summary \| Full Text:PDF(737.7KB)

A 10-b 300-MHz Interpolated-Parallel A/D Converter Hiroshi KIMURA Akira MATSUZAWA Takashi NAKAMURA Shigeki SAWADA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1993/05/25 Vol. E76-C No. 5 ; pp. 778-786 Type of Manuscript: Special Section PAPER (Special Section on the 1992 VLSI Circuits Symposium (Joint Issue with the IEEE Journal of Solid-State Circuits, Vol.28, No.4 April 1993)) Category: Keyword: A/D converter, parallel, interpolation, high speed, high resolution, linearity, circuit, bipolar, submicrometer, folding, encoder, logic,
	Summary \| Full Text:PDF(868.4KB)