Keyword : bus-architecture


A Low Power Bus Architecture with Local and Global Charge-Recycling Bus Techniques for Battery-Operated Ultra-High Data Rate ULSI's
Hiroyuki YAMAUCHI Hironori AKAMATSU Tsutomu FUJITA 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 1995/04/25
Vol. E78-C  No. 4 ; pp. 394-403
Type of Manuscript:  Special Section PAPER (Special Issue on Low-Voltage, Low-Power Integrated Circuits)
Category: Digital Circuits
Keyword: 
charge-recyclinglow-powerbus-architecturesmall-swingultra-high-data-rate
 Summary | Full Text:PDF