Keyword : bit-parallel systolic multiplier


Low-Complexity Parallel Systolic Montgomery Multipliers over GF(2m) Using Toeplitz Matrix-Vector Representation
Chiou-Yng LEE 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2008/06/01
Vol. E91-A  No. 6 ; pp. 1470-1477
Type of Manuscript:  PAPER
Category: Circuit Theory
Keyword: 
bit-parallel systolic multiplierToeplitz matrix-vectorelliptic curve digital signature algorithmtrinomialpentanomial
 Summary | Full Text:PDF

Efficient Design of Low-Complexity Bit-Parallel Systolic Hankel Multipliers to Implement Multiplication in Normal and Dual Bases of GF (2m)
Chiou-Yng LEE Che-Wun CHIOU 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2005/11/01
Vol. E88-A  No. 11 ; pp. 3169-3179
Type of Manuscript:  PAPER
Category: Circuit Theory
Keyword: 
finite fieldsbit-parallel systolic multiplierHankel matrixdual basisnormal basis
 Summary | Full Text:PDF

Low-Latency Bit-Parallel Systolic Multiplier for Irreducible xm + xn + 1 with GCD(m,n) = 1
Chiou-Yng LEE 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2003/11/01
Vol. E86-A  No. 11 ; pp. 2844-2852
Type of Manuscript:  PAPER
Category: Algorithms and Data Structures
Keyword: 
bit-parallel systolic multiplierfinite fieldirreducible trinomial
 Summary | Full Text:PDF