IEICE SEARCH SYSTEM

Keyword : analog-to-digital converter (ADC)

99.4% Switching Energy Saving and 87.5% Area Reduction Switching Scheme for SAR ADC Li BIN Deng ZHUN Xie LIANG Xiangliang JIN
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2015/10/01 Vol. E98-C No. 10 ; pp. 984-986 Type of Manuscript: BRIEF PAPER Category: Electronic Circuits Keyword: analog-to-digital converter (ADC), successive approximation register (SAR), energy saving,
	Summary \| Full Text:PDF

A Low-Cost Stimulus Design for Linearity Test in SAR ADCs An-Sheng CHAO Cheng-Wu LIN Hsin-Wen TING Soon-Jyh CHANG
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2014/06/01 Vol. E97-C No. 6 ; pp. 538-545 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuits and Related SoC Integration Technologies) Category: Keyword: analog-to-digital converter (ADC), design for testability (DFT), pattern generator (PG), output response analyzer (ORA),
	Summary \| Full Text:PDF

A 6 bit, 7 mW, 700 MS/s Subranging ADC Using CDAC and Gate-Weighted Interpolation Hyunui LEE Yusuke ASADA Masaya MIYAHARA Akira MATSUZAWA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2013/02/01 Vol. E96-A No. 2 ; pp. 422-433 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuit Techniques and Related Topics) Category: Keyword: analog-to-digital converter (ADC), Capacitor DAC (CDAC), gate-weighted interpolation, digital offset calibration,
	Summary \| Full Text:PDF

A Low-Cost Bit-Error-Rate BIST Circuit for High-Speed ADCs Based on Gray Coding Ya-Ting SHYU Ying-Zu LIN Rong-Sing CHU Guan-Ying HUANG Soon-Jyh CHANG
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2012/12/01 Vol. E95-A No. 12 ; pp. 2415-2423 Type of Manuscript: PAPER Category: Analog Signal Processing Keyword: built-in self-test (BIST), bit error rate (BER), analog-to-digital converter (ADC),
	Summary \| Full Text:PDF

A Low-Power Mixed-Architecture ADC with Time-Interleaved Correlated Double Sampling Technique and Power-Efficient Back-End Stages Jin-Fu LIN Soon-Jyh CHANG
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2011/01/01 Vol. E94-C No. 1 ; pp. 89-101 Type of Manuscript: PAPER Category: Electronic Circuits Keyword: analog-to-digital converter (ADC), data converter, correlated double sampling (CDS), time-interleaved, successive approximation (SA) ADC,
	Summary \| Full Text:PDF

A 150 MS/s 10-bit CMOS Pipelined Subranging ADC with Time Constant Reduction Technique Xian Ping FAN Pak Kwong CHAN Piew Yoong CHEE
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2009/05/01 Vol. E92-C No. 5 ; pp. 719-727 Type of Manuscript: PAPER Category: Electronic Circuits Keyword: analog-to-digital converter (ADC), subranging ADC, pipeline scheme, CMOS integrated circuit, switched-capacitor circuit, CMOS circuit,
	Summary \| Full Text:PDF

Superconductor/Semiconductor Hybrid Analog-to-Digital Converter Futoshi FURUTA Kazuo SAITOH Akira YOSHIDA Hideo SUZUKI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2008/03/01 Vol. E91-C No. 3 ; pp. 356-363 Type of Manuscript: Special Section PAPER (Special Section on Recent Progress in Superconductive Digital Electronics) Category: Keyword: analog-to-digital converter (ADC), sigma-delta modulator, superconductor/semiconductor hybrid architecture,
	Summary \| Full Text:PDF

An Efficient Software-Defined Radio Architecture for Multi-Mode WCDMA Applications Jaesang LIM Yongchul SONG Jeongpyo KIM Beomsup KIM
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2005/12/01 Vol. E88-A No. 12 ; pp. 3677-3680 Type of Manuscript: LETTER Category: General Fundamentals and Boundaries Keyword: analog-to-digital converter (ADC), coherent demodulation, digital intermediate frequency (IF), software-defined radio (SDR), synchronization, WCDMA,
	Summary \| Full Text:PDF

An 8-Bit 200 MS/s CMOS Folding/Interpolating Analog-to-Digital Converter Seung-Chan HEO Young-Chan JANG Sang-Hune PARK Hong-June PARK
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2003/04/01 Vol. E86-C No. 4 ; pp. 676-681 Type of Manuscript: LETTER Category: Electronic Circuits Keyword: analog-to-digital converter (ADC), resistor averaging, folding, interpolating, differential logic,
	Summary \| Full Text:PDF