Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2007/05/01
Vol. E90-A
No. 5 ;
pp. 1028-1037
Type of Manuscript:
PAPER
Category: VLSI Design Technology and CAD
Keyword:
interconnect optimization, accurate delay model, low power, buffer insertion, |