Keyword : SMT solver


A Verification Framework for Assembly Programs Under Relaxed Memory Model Using SMT Solver
Pattaravut MALEEHUAN Yuki CHIBA Toshiaki AOKI 
Publication:   
Publication Date: 2018/12/01
Vol. E101-D  No. 12 ; pp. 3038-3058
Type of Manuscript:  PAPER
Category: Software System
Keyword: 
relaxed memory modelmodel checkingSMT solverprogram verificationformalization
 Summary | Full Text:PDF

Applying an SMT Solver to Coverage-Driven Design Verification
Kiyoharu HAMAGUCHI 
Publication:   
Publication Date: 2018/07/01
Vol. E101-A  No. 7 ; pp. 1053-1056
Type of Manuscript:  Special Section LETTER (Special Section on Design Methodologies for System on a Chip)
Category: 
Keyword: 
RTL verificationcoverage-driven verificationSAT solverSMT solverautomated testbench
 Summary | Full Text:PDF

A Systematic Methodology for Design and Worst-Case Error Analysis of Approximate Array Multipliers
Takahiro YAMAMOTO Ittetsu TANIGUCHI Hiroyuki TOMIYAMA Shigeru YAMASHITA Yuko HARA-AZUMI 
Publication:   
Publication Date: 2017/07/01
Vol. E100-A  No. 7 ; pp. 1496-1499
Type of Manuscript:  Special Section LETTER (Special Section on Design Methodologies for System on a Chip)
Category: 
Keyword: 
approximate computingarray multipliersSMT solver
 Summary | Full Text:PDF

Path Feasibility Analysis of BPEL Processes under Dead Path Elimination Semantics
Hongda WANG Jianchun XING Juelong LI Qiliang YANG Xuewei ZHANG Deshuai HAN Kai LI 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2016/03/01
Vol. E99-D  No. 3 ; pp. 641-649
Type of Manuscript:  PAPER
Category: Software Engineering
Keyword: 
BPEL processespath feasibility analysisdead path eliminationBPEL control flow graphSMT solver
 Summary | Full Text:PDF