IEICE Trans

Keyword : LSI implementation

A CMOS Spiking Neural Network Circuit with Symmetric/Asymmetric STDP Function Hideki TANAKA Takashi MORIE Kazuyuki AIHARA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2009/07/01 Vol. E92-A No. 7 ; pp. 1690-1698 Type of Manuscript: PAPER Category: Neural Networks and Bioengineering Keyword: spiking neuron model, associative memory, spike-timing dependent synaptic plasticity (STDP), LSI implementation,
	Summary \| Full Text:PDF(911.5KB)

Boundary-Active-Only Adaptive Power-Reduction Scheme for Region-Growing Video-Segmentation Takashi MORIMOTO Hidekazu ADACHI Osamu KIRIYAMA Tetsushi KOIDE Hans Jurgen MATTAUSCH
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2006/03/01 Vol. E89-D No. 3 ; pp. 1299-1302 Type of Manuscript: LETTER Category: Image Processing and Video Processing Keyword: image segmentation, real-time image processing, parallel processing, LSI implementation,
	Summary \| Full Text:PDF(1.3MB)

Efficient Video-Picture Segmentation Algorithm for Cell-Network-Based Digital CMOS Implementation Takashi MORIMOTO Yohmei HARADA Tetsushi KOIDE Hans Jurgen MATTAUSCH
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2004/02/01 Vol. E87-D No. 2 ; pp. 500-503 Type of Manuscript: LETTER Category: Image Processing, Image Pattern Recognition Keyword: image segmentation, pixel-parallel processing, cell-network, LSI implementation, digital CMOS circuit,
	Summary \| Full Text:PDF(640.8KB)

Design of Buffer Controller for Flow-Based High Quality Communications Katsuya MINAMI Hideki TODE Koso MURAKAMI
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2003/02/01 Vol. E86-B No. 2 ; pp. 655-663 Type of Manuscript: Special Section PAPER (Special Issue on Internet Technology III) Category: Packet Transmission Keyword: Internet router, quality of service, flow management, LSI implementation,
	Summary \| Full Text:PDF(842.8KB)

A Nonlinear Oscillator Network for Gray-Level Image Segmentation and PWM/PPM Circuits for Its VLSI Implementation Hiroshi ANDO Takashi MORIE Makoto NAGATA Atsushi IWATA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2000/02/25 Vol. E83-A No. 2 ; pp. 329-336 Type of Manuscript: Special Section PAPER (Special Section on Intelligent Signal and Image Processing) Category: Keyword: nonlinear oscillator network, LEGION, image segmentation, pulse modulation, PWM, PPM, LSI implementation,
	Summary \| Full Text:PDF(3.3MB)

An Analog-Digital Merged Neural Circuit Using Pulse Width Modulation Technique Takashi MORIE Jun FUNAKOSHI Makoto NAGATA Atsushi IWATA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1999/02/25 Vol. E82-A No. 2 ; pp. 356-363 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuit Techniques and Related Topics) Category: Keyword: LSI implementation, neural network, pulse width modulation, PWM,
	Summary \| Full Text:PDF(1MB)