IEICE Trans

Keyword : DSP

Design of Real-Time Self-Frame-Rate-Control Foreground Detection for Multiple Camera Surveillance System Tsung-Han TSAI Chung-Yuan LIN
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2011/12/01 Vol. E94-D No. 12 ; pp. 2513-2522 Type of Manuscript: PAPER Category: Image Recognition, Computer Vision Keyword: foreground detection, DSP, frame rate control, multi-camera surveillance,
	Summary \| Full Text:PDF

How to Maximize the Potential of FPGA-Based DSPs for Modular Exponentiation Daisuke SUZUKI Tsutomu MATSUMOTO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2011/01/01 Vol. E94-A No. 1 ; pp. 211-222 Type of Manuscript: Special Section PAPER (Special Section on Cryptography and Information Security) Category: Implementation Keyword: hardware architecture, modular exponentiation, Montgomery multiplication, FPGA, DSP,
	Summary \| Full Text:PDF

MPEG-2/4 Low-Complexity Advanced Audio Coding Optimization and Implementation on DSP Bing-Fei WU Hao-Yu HUANG Yen-Lin CHEN Hsin-Yuan PENG Jia-Hsiung HUANG
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2010/05/01 Vol. E93-D No. 5 ; pp. 1225-1237 Type of Manuscript: PAPER Category: Speech and Hearing Keyword: audio coding, audio standards, MPEG-2/4 AAC, DSP, embedded systems,
	Summary \| Full Text:PDF

Mapping Parallel FFT Algorithm onto SmartCell Coarse-Grained Reconfigurable Architecture Cao LIANG Xinming HUANG
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2010/03/01 Vol. E93-C No. 3 ; pp. 407-415 Type of Manuscript: PAPER Category: Integrated Electronics Keyword: coarse-grained reconfigurable architecture, parallel FFT, energy efficiency, ASIC, FPGA, DSP,
	Summary \| Full Text:PDF

A Design of the Signal Processing Hardware Platform for Communication Systems Byung Wook LEE Sung Ho CHO
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2008/03/01 Vol. E91-B No. 3 ; pp. 939-942 Type of Manuscript: LETTER Category: Wireless Communication Technologies Keyword: OFDM, IEEE 802.16, FPGA, DSP, platform,
	Summary \| Full Text:PDF

Implementation of Joint Pre-FFT Adaptive Array Antenna and Post-FFT Space Diversity Combining for Mobile ISDB-T Receiver Dang Hai PHAM Jing GAO Takanobu TABATA Hirokazu ASATO Satoshi HORI Tomohisha WADA
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2008/01/01 Vol. E91-B No. 1 ; pp. 127-138 Type of Manuscript: Special Section PAPER (Special Section on Cognitive Radio and Spectrum Sharing Technology) Category: Enabling Technology Keyword: adaptive array antenna, space diversity combining, OFDM, ISDB-T, FPGA, DSP,
	Summary \| Full Text:PDF

Analysis of Dynamic Characteristics for the Partially Resonant Active Filter with the DSP Tetsuya OSHIKATA Hirofumi MATSUO
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2007/09/01 Vol. E90-B No. 9 ; pp. 2562-2570 Type of Manuscript: PAPER Category: Energy in Electronics Communications Keyword: DSP, partially resonant, active filter, digital control,
	Summary \| Full Text:PDF

Continuous Design Efforts for Ubiquitous Network Era under the Physical Limitation of Advanced CMOS Kazutami ARIMOTO Toshihiro HATTORI Hidehiro TAKATA Atsushi HASEGAWA Toru SHIMIZU
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2007/04/01 Vol. E90-C No. 4 ; pp. 657-665 Type of Manuscript: INVITED PAPER (Special Section on Low-Power, High-Speed LSIs and Related Technologies) Category: Keyword: low power, power management, DSP, SIMD,
	Summary \| Full Text:PDF

Joint Hardware-Software Implementation of Adaptive Array Antenna for ISDB-T Reception Dang Hai PHAM Takanobu TABATA Hirokazu ASATO Satoshi HORI Tomohisa WADA
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2006/12/01 Vol. E89-B No. 12 ; pp. 3215-3224 Type of Manuscript: Special Section PAPER (Special Section on Software Defined Radio Technology and Its Applications) Category: Keyword: array antenna, OFDM, ISDB-T, MRC, SMI, FPGA, DSP,
	Summary \| Full Text:PDF

Efficient DSP Architecture for Viterbi Decoding with Small Trace Back Latency Weon Heum PARK Myung Hoon SUNWOO Seong Keun OH
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2006/10/01 Vol. E89-B No. 10 ; pp. 2813-2818 Type of Manuscript: PAPER Category: Fundamental Theories for Communications Keyword: Viterbi algorithm, DSP, trace back, instruction, VLSI architecture, wireless communication,
	Summary \| Full Text:PDF

A Timing Synchronization Method with Low-Volume DSP for OFDM Packet Transmission Systems Ryota KIMURA Ryuhei FUNADA Hiroshi HARADA Manabu SAWADA Shoji SHINODA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2005/07/01 Vol. E88-A No. 7 ; pp. 1912-1920 Type of Manuscript: Special Section PAPER (Special Section on Multi-dimensional Mobile Information Networks) Category: Wireless Communication Technology Keyword: OFDM, timing synchronization, packet transmission system, DSP,
	Summary \| Full Text:PDF

Performance Evaluation of the AV CODEC on a Low-Power SPXK5SC DSP Core Takahiro KUMURA Norio KAYAMA Shinichi SHIONOYA Kazuo KUMAGIRI Takao KUSANO Makoto YOSHIDA Masao IKEKAWA Ichiro KURODA Takao NISHITANI
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2005/06/01 Vol. E88-D No. 6 ; pp. 1224-1230 Type of Manuscript: PAPER Category: Image Processing and Video Processing Keyword: MPEG-4, DSP, VLIW, low-power,
	Summary \| Full Text:PDF

Unified Phase Compiler by Use of 3-D Representation Space Takefumi MIYOSHI Nobuhiko SUGINO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2005/04/01 Vol. E88-A No. 4 ; pp. 838-845 Type of Manuscript: Special Section PAPER (Special Section on Selected Papers from the 17th Workshop on Circuits and Systems in Karuizawa) Category: Keyword: optimized compiler, VLIW, DSP, algorithm,
	Summary \| Full Text:PDF

A DSP-Based Reconfigurable SDR Platform for 3G Systems Gweon-Do JO Min-Joung SHEEN Seung-Hwan LEE Kyoung-Rok CHO
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2005/02/01 Vol. E88-B No. 2 ; pp. 678-686 Type of Manuscript: PAPER Category: Wireless Communication Technologies Keyword: DSP, platform, real-time, software defined radio,
	Summary \| Full Text:PDF

An IP Synthesizer for Limited-Resource DWT Processor Lan-Rong DUNG
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2004/12/01 Vol. E87-A No. 12 ; pp. 3047-3056 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: System Level Design Keyword: discrete wavelet transform, VLSI, silicon intelligent property, DSP, computer architecture,
	Summary \| Full Text:PDF

Research of a Smart Antenna System Using a Novel Beamforming Algorithm in the IS2000 1X Channel Sungsoo AHN Minsoo KIM
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2004/04/01 Vol. E87-B No. 4 ; pp. 1025-1029 Type of Manuscript: LETTER Category: Wireless Communication Technology Keyword: smart antenna system, beamforming, IS2000 1X, DSP,
	Summary \| Full Text:PDF

A New Small-Size Multi-Mode and Multi-Task Software Radio Prototype for Future Intelligent Transport Systems Hiroshi HARADA Masayuki FUJISE
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2002/12/01 Vol. E85-B No. 12 ; pp. 2703-2715 Type of Manuscript: Special Section PAPER (Special Issue on Software Defined Radio Technology and Its Applications) Category: Keyword: software radio, DSP, multimode terminal, ITS,
	Summary \| Full Text:PDF

CODEC Hardware Engines for a Low-Power Baseband DSP Macro Hirohisa GAMBE Teruo ISHIHARA Yasuji OTA Norichika KUMAMOTO Yoshio KUNIYASU
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2002/12/01 Vol. E85-C No. 12 ; pp. 2123-2135 Type of Manuscript: PAPER Category: Integrated Electronics Keyword: CODEC, DSP, PDC, PSI-CELP, digital cellular phone,
	Summary \| Full Text:PDF

A Low-Power Embedded RISC Microprocessor with an Integrated DSP for Mobile Applications Tetsuya YAMADA Makoto ISHIKAWA Yuji OGATA Takanobu TSUNODA Takahiro IRITA Saneaki TAMAKI Kunihiko NISHIYAMA Tatsuya KAMEI Ken TATEZAWA Fumio ARAKAWA Takuichiro NAKAZAWA Toshihiro HATTORI Kunio UCHIYAMA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2002/02/01 Vol. E85-C No. 2 ; pp. 253-262 Type of Manuscript: INVITED PAPER (Special Issue on High-Performance and Low-Power Microprocessors) Category: Keyword: embedded processor, low power, RISC, DSP, MAC,
	Summary \| Full Text:PDF

A Novel Dynamically Programmable Arithmetic Array (DPAA) Processor for Digital Signal Processing Boon-Keat TAN Ryuji YOSHIMURA Toshimasa MATSUOKA Kenji TANIGUCHI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2001/03/01 Vol. E84-A No. 3 ; pp. 741-747 Type of Manuscript: Special Section PAPER (Special Section of Selected Papers from the 13th Workshop on Circuits and Systems in Karuizawa) Category: Keyword: DPAA, DSP, parallel processing, interconnection topology, routing flexibility,
	Summary \| Full Text:PDF

A Low-Power High-Performance Vector-Pipeline DSP for Low-Rate Videophones Kazutoshi KOBAYASHI Makoto EGUCHI Takuya IWAHASHI Takehide SHIBAYAMA Xiang LI Kosuke TAKAI Hidetoshi ONODERA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2001/02/01 Vol. E84-C No. 2 ; pp. 193-201 Type of Manuscript: Special Section PAPER (Special Issue on Low-Power High-Performance VLSI Processors and Technologies) Category: Keyword: VLSI, DSP, MSHVQ, videophone, video compression,
	Summary \| Full Text:PDF

Multimode Software Radio System by Parameter Controlled and Telecommunication Component Block Embedded Digital Signal Processing Hardware Hiroshi HARADA Yukiyoshi KAMIO Masayuki FUJISE
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2000/06/25 Vol. E83-B No. 6 ; pp. 1217-1228 Type of Manuscript: Special Section PAPER (Special Issue on Software Defined Radio and Its Technologies) Category: Keyword: software radio, DSP, multimode terminal, ITS,
	Summary \| Full Text:PDF

A Software Antenna: Reconfigurable Adaptive Arrays Based on Eigenvalue Decomposition Yukihiro KAMIYA Yoshio KARASAWA Satoshi DENNO Yoshihiko MIZUGUCHI
Publication: IEICE TRANSACTIONS on Communications Publication Date: 1999/12/25 Vol. E82-B No. 12 ; pp. 2012-2020 Type of Manuscript: Special Section PAPER (Special Issue on Multimedia Mobile Communication Systems) Category: Keyword: software antenna, DBF, FPGA, DSP, multipath fading,
	Summary \| Full Text:PDF

Low-Power Architectures for Programmable Multimedia Processors Takao NISHITANI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1999/02/25 Vol. E82-A No. 2 ; pp. 184-196 Type of Manuscript: INVITED PAPER (Special Section on VLSI for Digital Signal Processing) Category: Keyword: multimedia processors, SOC, ASIC, MPU, DSP,
	Summary \| Full Text:PDF

A Binding Algorithm for Retargetable Compilation to Non-orthogonal DSP Architectures Masayuki YAMAGUCHI Nagisa ISHIURA Takashi KAMBE
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1998/12/25 Vol. E81-A No. 12 ; pp. 2630-2639 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Compiler Keyword: retargetable compiler, binding, non-orthogonal architecture, DSP, binary decision diagram,
	Summary \| Full Text:PDF

A Dual-Issue RISC Processor for Multimedia Signal Processing Hisakazu SATO Toyohiko YOSHIDA Masahito MATSUO Toru KENGAKU Koji TSUCHIHASHI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1998/09/25 Vol. E81-C No. 9 ; pp. 1374-1381 Type of Manuscript: Special Section PAPER (Special Issue on Novel VLSI Processor Architectures) Category: Keyword: multimedia, DSP, microprocessor, VLIW,
	Summary \| Full Text:PDF

A Low-Power DSP Core Architecture for Low Bitrate Speech Codec Hiroyuki OKUHATA Morgan H. MIKI Takao ONOYE Isao SHIRAKAWA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1998/08/25 Vol. E81-A No. 8 ; pp. 1616-1621 Type of Manuscript: Special Section PAPER (Special Section on Digital Signal Processing) Category: Keyword: G. 723. 1, VLSI, DSP, low-power, speech codec,
	Summary \| Full Text:PDF

5. 4 GOPS, 81 GB/s Linear Array Architecture DSP Akihiko HASHIGUCHI Masuyoshi KUROKAWA Ken'ichiro NAKAMURA Hiroshi OKUDA Koji AOYAMA Mitsuharu OHKI Katsunori SENO Ichiro KUMATA Masatoshi AIKAWA Hirokazu HANAKI Takao YAMAZAKI Mitsuo SONEDA Seiichiro IWASE
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1998/05/25 Vol. E81-C No. 5 ; pp. 661-668 Type of Manuscript: Special Section PAPER (Special Issue on Multimedia, Network, and DRAM LSIs) Category: Keyword: video, parallel processing, SIMD, DSP,
	Summary \| Full Text:PDF

Implementation of a Digital Signal Processor in a DBF Self-Beam-Steering Array Antenna Toyohisa TANAKA Ryu MIURA Yoshio KARASAWA
Publication: IEICE TRANSACTIONS on Communications Publication Date: 1997/01/25 Vol. E80-B No. 1 ; pp. 166-175 Type of Manuscript: PAPER Category: Antennas and Propagation Keyword: DBF antenna, self-beam-steering, self-phasing, maximal ratio combining, DSP, FPGA, ASIC,
	Summary \| Full Text:PDF

ATM Node System Technology for Effective Maintainability Noriharu MIYAHO Arata ITOH Kouhei SHIOMOTO
Publication: IEICE TRANSACTIONS on Communications Publication Date: 1996/12/25 Vol. E79-B No. 12 ; pp. 1873-1886 Type of Manuscript: PAPER Category: Communication Systems and Transmission Equipment Keyword: B-ISDN, ATM, self-routing, multicast, OAM, QoS, CAC, traffic monitoring, DSP,
	Summary \| Full Text:PDF

Power Analysis of a Programmable DSP for Architecture and Program Optimization Hirotsugu KOJIMA Douglas J. GORNY Kenichi NITTA Avadhani SHRIDHAR Katsuro SASAKI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1996/12/25 Vol. E79-C No. 12 ; pp. 1686-1692 Type of Manuscript: Special Section PAPER (Special Issue on Low-Power LSI Technologies) Category: Keyword: low-power, power analysis, DSP, power simulation,
	Summary \| Full Text:PDF

High-Throughput Technologies for Video Signal Processor (VSP) LSIs Tadayoshi ENOMOTO
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1996/04/25 Vol. E79-C No. 4 ; pp. 459-471 Type of Manuscript: INVITED PAPER (Special Issue on Ultra-High-Speed LSIs) Category: Keyword: video codec LSIs, video signal processor, VSP, DSP, video data encoding, decoding, H.261, MPEG2, power dissipation, throughtput,
	Summary \| Full Text:PDF

An ASIC Implementation Scheme to Realize a Beam Space CMA Adaptive Array Antenna Toyohisa TANAKA Ryu MIURA Isamu CHIBA Yoshio KARASAWA
Publication: IEICE TRANSACTIONS on Communications Publication Date: 1995/11/25 Vol. E78-B No. 11 ; pp. 1467-1473 Type of Manuscript: Special Section PAPER (Special Issue on Adaptive Signal Processing Technology in Antennas) Category: Keyword: adaptive antenna, DBF antenna, CMA, DSP, ASIC,
	Summary \| Full Text:PDF

A Highly Parallel DSP Architecture for Image Recognition Hiroyuki KAWAI Yoshitsugu INOUE Rebert STREITENBERGER Masahiko YOSHIMOTO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1995/08/25 Vol. E78-A No. 8 ; pp. 963-970 Type of Manuscript: Special Section PAPER (Special Section on Digital Signal Processing) Category: Keyword: image recognition, SIMD, DSP, architecture,
	Summary \| Full Text:PDF

A Down Sampling Technique for Open-Loop Fiber Optic Gyroscopes ans Its Implementation with a Single-Chip Digital Signal Processor Shigeru OHO Masatoshi HOSHINO Hisao SONOBE Hiroshi KAJIOKA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1995/08/25 Vol. E78-A No. 8 ; pp. 971-977 Type of Manuscript: Special Section PAPER (Special Section on Digital Signal Processing) Category: Keyword: fiber optic gyroscopes, optical phase modulation, DSP, down sampling,
	Summary \| Full Text:PDF

A Mixed-Signal Digital Signal Processor for Single-Chip Speech Codec Takeshi TOKUDA Tohru KENGAKU Eiichi TERAOKA Ikuo YASUI Taketora SHIRAISHI Hisako SAWAI Koji KAWAMOTO Kazuyuki ISHIKAWA Toshiki FUZIYAMA Narumi SAKASHITA Hiroichi ISHIDA Shinya TAKAHASHI Takahiko IIDA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1992/10/25 Vol. E75-C No. 10 ; pp. 1241-1249 Type of Manuscript: Special Section PAPER (Special Issue on Microprocessors) Category: Application Specific Processors Keyword: DSP, speech codic,
	Summary \| Full Text:PDF