Online ISSN : 

IEICE TRANSACTIONS on Electronics
0.48 1.3
Volume E86-C No.4  (Publication Date:2003/04/01)
Previous | 
Next
Special Issue on High-Performance, Low-Power System LSIs and Related Technologies

pp.519-520  FOREWORD
FOREWORD
Kunio UCHIYAMA  
Summary | Full Text:PDF (76.4KB) >>
Buy this Article


pp.521-528  INVITED PAPER
The µ -Chip: An Ultra-Small 2.45 GHz RFID Chip for Ubiquitous Recognition Applications
Mitsuo USAMI  Masaru OHKI  
Summary | Full Text:PDF (1.5MB) >>
Buy this Article


pp.529-534  INVITED PAPER
A 12.8 GOPS/2.1GFLOPS 8-Way VLIW Embedded Processor with Advanced Multimedia Mechanism
Yasuki NAKAMURA  Hiroshi OKANO  Atsuhiro SUGA  Hiromasa TAKAHASHI  
Summary | Full Text:PDF (1.1MB) >>
Buy this Article


pp.535-545  PAPER-Architecture and Algorithms
Fast Motion Estimation Algorithm and Low-Power CMOS Motion Estimator for MPEG Encoding
Tadayoshi ENOMOTO  Akira KOTABE  
Summary | Full Text:PDF (2MB) >>
Buy this Article


pp.546-552  PAPER-Architecture and Algorithms
Remarkable Cycles Reduction in GSM Voice Coding by Reconfigurable Coprocessor with Standard Interface
Salvatore M. CARTA  Luigi RAFFO  
Summary | Full Text:PDF (1.3MB) >>
Buy this Article


pp.553-560  PAPER-Architecture and Algorithms
Low Power Motion Estimation and Motion Compensation Block IPs in MPEG-4 Video Codec Hardware for Portable Applications
Chi-Weon YOON  Hoi-Jun YOO  
Summary | Full Text:PDF (947.8KB) >>
Buy this Article


pp.561-569  PAPER-Architecture and Algorithms
An Ultra Low Power Motion Estimation Processor for MPEG2 HDTV Resolution Video
Masayuki MIYAMA  Osamu TOOYAMA  Naoki TAKAMATSU  Tsuyoshi KODAKE  Kazuo NAKAMURA  Ai KATO  Junichi MIYAKOSHI  Kousuke IMAMURA  Hideo HASHIMOTO  Satoshi KOMATSU  Mikio YAGI  Masao MORIMOTO  Kazuo TAKI  Masahiko YOSHIMOTO  
Summary | Full Text:PDF (1.1MB) >>
Buy this Article


pp.570-579  PAPER-Architecture and Algorithms
Multigrain Parallel Processing on Compiler Cooperative OSCAR Chip Multiprocessor Architecture
Keiji KIMURA  Takeshi KODAKA  Motoki OBATA  Hironori KASAHARA  
Summary | Full Text:PDF (814.9KB) >>
Buy this Article


pp.580-588  PAPER-Architecture and Algorithms
Reducing Memory System Energy by Software-Controlled On-Chip Memory
Masaaki KONDO  Hiroshi NAKAMURA  
Summary | Full Text:PDF (886.6KB) >>
Buy this Article


pp.589-596  PAPER-Circuit Design
High-Speed and Low-Power Techniques of Hardware and Software for Digital Signal Processors
Hiroshi TAKAHASHI  Rimon IKENO  Yutaka TOYONOH  Akihiro TAKEGAMA  Yasumasa IKEZAKI  Tohru URASAKI  Hitoshi SATOH  Masayasu ITOIGAWA  Yoshinari MATSUMOTO  
Summary | Full Text:PDF (1.7MB) >>
Buy this Article


pp.597-603  PAPER-Circuit Design
A Low Standby Current DSP Core Using Improved ABC-MT-CMOS with Charge Pump Circuit
Hiromi NOTANI  Masayuki KOYAMA  Ryuji MANO  Hiroshi MAKINO  Yoshio MATSUDA  Osamu TOMISAWA  Shuhei IWADE  
Summary | Full Text:PDF (829.6KB) >>
Buy this Article


pp.604-611  PAPER-Circuit Design
A Sub-1 V Bootstrap Pass-Transistor Logic
Koji FUJII  Takakuni DOUSEKI  
Summary | Full Text:PDF (691.4KB) >>
Buy this Article


pp.612-617  PAPER-Circuit Design
MRAM Writing Circuitry to Compensate for Thermal Variation of Magnetization Reversal Current
Takeshi HONDA  Noboru SAKIMURA  Tadahiko SUGIBAYASHI  Hideaki NUMATA  Sadahiko MIURA  Hiromitsu HADA  Shuichi TAHARA  
Summary | Full Text:PDF (1.2MB) >>
Buy this Article


pp.618-623  PAPER-Design Methods and Implementation
Quick Delay Calculation Model for Logic Circuit Optimization in Early Stages of LSI Design
Norio OHKUBO  Takeo YAMASHITA  
Summary | Full Text:PDF (636.3KB) >>
Buy this Article


pp.624-634  PAPER-Design Methods and Implementation
An Embedded DRAM Hybrid Macro with Auto Signal Management and Enhanced-on-Chip Tester
Naoya WATANABE  Fukashi MORISHITA  Yasuhiko TAITO  Akira YAMAZAKI  Tetsushi TANIZAKI  Katsumi DOSAKA  Yoshikazu MOROOKA  Futoshi IGAUE  Katsuya FURUE  Yoshihiro NAGURA  Tatsunori KOMOIKE  Toshinori MORIHARA  Atsushi HACHISUKA  Kazutami ARIMOTO  Hideyuki OZAKI  
Summary | Full Text:PDF (5.2MB) >>
Buy this Article


pp.635-642  PAPER-Design Methods and Implementation
Signal Integrity Design and Analysis for a 400 MHz RISC Microcontroller
Akira YAMADA  Yasuhiro NUNOMURA  Hiroaki SUZUKI  Hisakazu SATO  Niichi ITOH  Tetsuya KAGEMOTO  Hironobu ITO  Takashi KURAFUJI  Nobuharu YOSHIOKA  Jingo NAKANISHI  Hiromi NOTANI  Rei AKIYAMA  Atsushi IWABU  Tadao YAMANAKA  Hidehiro TAKATA  Takeshi SHIBAGAKI  Takahiko ARAKAWA  Hiroshi MAKINO  Osamu TOMISAWA  Shuhei IWADE  
Summary | Full Text:PDF (1.9MB) >>
Buy this Article


pp.643-651  PAPER-Design Methods and Implementation
A 10 Gbase Ethernet Transceiver (LAN PHY) in a 1.8 V, 0.18 µm SOI/CMOS Technology
Tsutomu YOSHIMURA  Kimio UEDA  Jun TAKASOH  Harufusa KONDOH  
Summary | Full Text:PDF (1.3MB) >>
Buy this Article


pp.652-660  PAPER-Design Methods and Implementation
A Low-Power MPEG-4 Codec LSI for Mobile Video Application
Peilin LIU  Li JIANG  Hiroshi NAKAYAMA  Toshiyuki YOSHITAKE  Hiroshi KOMAZAKI  Yasuhiro WATANABE  Hisakatsu ARAKI  Kiyonori MORIOKA  Shinhaeng LEE  Hajime KUBOSAWA  Yukio OTOBE  
Summary | Full Text:PDF (1.8MB) >>
Buy this Article


Regular Section

pp.661-667  PAPER-Integrated Electronics
Automatic LSI Package Lead Inspection System with CCD Camera for Backside Lead Specification
Wataru TAMAMURA  Koji NAKAMAE  Hiromu FUJIOKA  
Summary | Full Text:PDF (939.3KB) >>
Buy this Article


pp.668-671  LETTER-Electromagnetic Theory
A Monte-Carlo FDTD Technique for Electromagnetic Wave Scattering from a Perfectly Conducting Fractal Surface
Dong-Muk CHOI  Che-Young KIM  Kwang-Hee KWON  
Summary | Full Text:PDF (676.5KB) >>
Buy this Article


pp.672-675  LETTER-Microwaves, Millimeter-Waves
PAE Improvement of PCS MMIC Power Amplifier with a Bias Control Circuit
Ji Hoon KIM  Joon Hyung KIM  Youn Sub NOH  Song Gang KIM  Chul Soon PARK  
Summary | Full Text:PDF (286.1KB) >>
Buy this Article


pp.676-681  LETTER-Electronic Circuits
An 8-Bit 200 MS/s CMOS Folding/Interpolating Analog-to-Digital Converter
Seung-Chan HEO  Young-Chan JANG  Sang-Hune PARK  Hong-June PARK  
Summary | Full Text:PDF (895.1KB) >>
Buy this Article


pp.682-685  LETTER-Electronic Displays
New Multi-Luminance-Level Subfield Method for Reducing Low Gray-Level Contour in AC Plasma Display Panel
Ki-Duck CHO  Heung-Sik TAE  Sung-Il CHIEN  
Summary | Full Text:PDF (443.3KB) >>
Buy this Article


Previous | 
Next
go to Page Top