Online ISSN : 

IEICE TRANSACTIONS on Electronics
Volume E76-C No.7  (Publication Date:1993/07/25)
Previous | 
Next
Special Issue on New Architecture LSIs

pp.1027-1028  FOREWORD
FOREWORD
Atsushi IWATA  
Summary | Full Text:PDF >>
Buy this Article


pp.1029-1033  INVITED PAPER
Future Prospects of MOS Devices for LSI
Takuo SUGANO  
Summary | Full Text:PDF >>
Buy this Article


pp.1034-1044  INVITED PAPER
Non von Neumann Chip Architecture--Present and Future--
Tadashi AE  Reiji AIBARA  
Summary | Full Text:PDF >>
Buy this Article


pp.1045-1055  INVITED PAPER
Material and Device Technology towards Quantum LSIs
Hideki HASEGAWA  
Summary | Full Text:PDF >>
Buy this Article


pp.1056-1063  INVITED PAPER
Polyacetylene for Soliton Devices
Nobuo SASAKI  
Summary | Full Text:PDF >>
Buy this Article


pp.1064-1069  INVITED PAPER
Natural Laws and Information Processing
Yasuji SAWADA  
Summary | Full Text:PDF >>
Buy this Article


pp.1070-1079  INVITED PAPER
Three Dimensional Optical Interconnection Technology for Massively-Parallel Computing Systems
Kazuo KYUMA  Shuichi TAI  
Summary | Full Text:PDF >>
Buy this Article


pp.1080-1093  PAPER-Improved Binary Digital Architectures
Speculative Execution and Reducing Branch Penalty on a Superscalar Processor
Hideki ANDO  Chikako NAKANISHI  Hirohisa MACHIDA  Tetsuya HARA  Masao NAKAYA  
Summary | Full Text:PDF >>
Buy this Article


pp.1094-1101  PAPER-Improved Binary Digital Architectures
A Shared Multibuffer Architecture for High-Speed ATM Switch LSIs
Harufusa KONDOH  Hiromi NOTANI  Hideaki YAMANAKA  Keiichi HIGASHITANI  Hirotaka SAITO  Isamu HAYASHI  Yoshio MATSUDA  Kazuyoshi OSHIMA  Masao NAKAYA  
Summary | Full Text:PDF >>
Buy this Article


pp.1102-1111  PAPER-Fuzzy Logic System
A 12-bit Resolution 200 kFLIPS Fuzzy Inference Processor
Kazuo NAKAMURA  Narumi SAKASHITA  Yasuhiko NITTA  Kenichi SHIMOMURA  Takeshi TOKUDA  
Summary | Full Text:PDF >>
Buy this Article


pp.1112-1118  PAPER-Multiple-Valued Architectures and Systems
Multiple-Valued Code Assignment Algorithm for VLSI-Oriented Highly Parallel k-Ary Operation Circuits
Saneaki TAMAKI  Michitaka KAMEYAMA  
Summary | Full Text:PDF >>
Buy this Article


pp.1119-1125  PAPER-Multiple-Valued Architectures and Systems
Design of Highly Parallel Linear Digital System for ULSI Processors
Masami NAKAJIMA  Michitaka KAMEYAMA  
Summary | Full Text:PDF >>
Buy this Article


pp.1126-1132  PAPER-Multiple-Valued Architectures and Systems
Multiple-Valued Programmable Logic Array Based on a Resonant-Tunneling Diode Model
Takahiro HANYU  Yoshikazu YABE  Michitaka KAMEYAMA  
Summary | Full Text:PDF >>
Buy this Article


pp.1133-1143  PAPER-Multiple-Valued Architectures and Systems
Design of Wave-Parallel Computing Architectures and Its Application to Massively Parallel Image Processing
Yasushi YUMINAKA  Takafumi AOKI  Tatsuo HIGUCHI  
Summary | Full Text:PDF >>
Buy this Article


pp.1144-1150  PAPER-Memory-Based Parallel Processor Architectures
IMAP: Integrated Memory Array Processor--Toward a GIPS Order SIMD Processing LSI--
Yoshihiro FUJITA  Nobuyuki YAMASHITA  Shin'ichiro OKAZAKI  
Summary | Full Text:PDF >>
Buy this Article


pp.1151-1158  PAPER-Memory-Based Parallel Processor Architectures
A Bit-Parallel Block-Parallel Functional Memory Type Parallel Processor Architecture
Kazutoshi KOBAYASHI  Keikichi TAMARU  Hiroto YASUURA  Hidetoshi ONODERA  
Summary | Full Text:PDF >>
Buy this Article


pp.1159-1166  PAPER-Neural Networks and Chips
Hardware Architecture for Kohonen Network
Hidetoshi ONODERA  Kiyoshi TAKESHITA  Keikichi TAMARU  
Summary | Full Text:PDF >>
Buy this Article


pp.1167-1173  PAPER-Neural Networks and Chips
Deterministic Boltzmann Machine Learning Improved for Analog LSI Implementation
Takashi MORIE  Yoshihito AMEMIYA  
Summary | Full Text:PDF >>
Buy this Article


pp.1174-1181  PAPER-Neural Networks and Chips
Parallel VLSI Architecture for Multi-Layer Self-Organizing Cellular Network
Yoshikazu MIYANAGA  Koji TOCHINAI  
Summary | Full Text:PDF >>
Buy this Article


pp.1182-1190  PAPER-Neural Networks and Chips
Development and Fabrication of Digital Neural Network WSIs
Minoru FUJITA  Yasushi KOBAYASHI  Kenji SHIOZAWA  Takahiko TAKAHASHI  Fumio MIZUNO  Hajime HAYAKAWA  Makoto KATO  Shigeki MORI  Tetsuro KASE  Minoru YAMADA  
Summary | Full Text:PDF >>
Buy this Article


pp.1191-1196  PAPER-Neural Networks and Chips
A Digital Neural Network Coprocessor with a Dynamically Reconfigurable Pipeline Architecture
Takayuki MORISHITA  Youichi TAMURA  Takami SATONAKA  Atsuo INOUE  Shin-ichi KATSU  Tatsuo OTSUKI  
Summary | Full Text:PDF >>
Buy this Article


pp.1197-1205  PAPER-Neural Networks and Chips
A Programmable Parallel Digital Neurocomputer
Yoshiyuki SHIMOKAWA  Yutaka FUWA  Naruhiko ARAMAKI  
Summary | Full Text:PDF >>
Buy this Article


pp.1206-1214  PAPER-Neural Networks and Chips
The Advantages of a DRAM-Based Digital Architecture for Low-Power, Large-Scale Neuro-Chips
Takao WATANABE  Masakazu AOKI  Katsutaka KIMURA  Takeshi SAKATA  Kiyoo ITOH  
Summary | Full Text:PDF >>
Buy this Article


Regular Section

pp.1215-1223  PAPER-Opto-Electronics
88 Optical Matrix Switch Using Silica-Based Planar Lightwave Circuits
Masayuki OKUNO  Akio SUGITA  Tohru MATSUNAGA  Masao KAWACHI  Yasuji OHMORI  Katsumi KATOH  
Summary | Full Text:PDF >>
Buy this Article


Previous | 
Next
go to Page Top