IEICE Trans

Yun YANG

Dual-Band Sensor Network for Accurate Device-Free Localization in Indoor Environment with WiFi Interference Manyi WANG Zhonglei WANG Enjie DING Yun YANG
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2015/03/01 Vol. E98-D No. 3 pp. 596-606 Type of Manuscript: Special Section PAPER (Special Section on the Architectures, Protocols, and Applications for the Future Internet) Category: Network Computing and Applications Keyword: device-free localization, WiFi interference, dual-band, sensor networks,
	Summary \| Full Text:PDF

A Graph-Theory-Based Algorithm for Euler Number Computing Lifeng HE Bin YAO Xiao ZHAO Yun YANG Yuyan CHAO Atsushi OHTA
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2015/02/01 Vol. E98-D No. 2 pp. 457-461 Type of Manuscript: LETTER Category: Pattern Recognition Keyword: Euler number, topological property, graph theory, computer vision, pattern recognition, image analysis,
	Summary \| Full Text:PDF

An Efficient Two-Scan Labeling Algorithm for Binary Hexagonal Images Lifeng HE Xiao ZHAO Bin YAO Yun YANG Yuyan CHAO
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2014/12/01 Vol. E97-D No. 12 pp. 3244-3247 Type of Manuscript: LETTER Category: Image Recognition, Computer Vision Keyword: hexagonal image, labeling, connected component, computer vision, pattern recognition,
	Summary \| Full Text:PDF

A New Substring Searching Algorithm Xiao ZHAO Sihui LI Yun YANG Yuyan CHAO Lifeng HE
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2014/07/01 Vol. E97-D No. 7 pp. 1893-1896 Type of Manuscript: LETTER Category: Fundamentals of Information Systems Keyword: substring searching, pattern matching, binary string, DNA matching,
	Summary \| Full Text:PDF

An Efficient Strategy for Bit-Quad-Based Euler Number Computing Algorithm Bin YAO Hua WU Yun YANG Yuyan CHAO Atsushi OHTA Haruki KAWANAKA Lifeng HE
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2014/05/01 Vol. E97-D No. 5 pp. 1374-1378 Type of Manuscript: LETTER Category: Pattern Recognition Keyword: Euler number, topological property, computer vision, pattern recognition, binary image,
	Summary \| Full Text:PDF

Digital Background Calibration for a 14-bit 100-MS/s Pipelined ADC Using Signal-Dependent Dithering Zhao-xin XIONG Min CAI Xiao-Yong HE Yun YANG
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2014/03/01 Vol. E97-C No. 3 pp. 207-214 Type of Manuscript: PAPER Category: Electronic Circuits Keyword: pipelined analog-to-digital converter, digital background calibration, signal-dependent dithering,
	Summary \| Full Text:PDF

Efficient Hybrid Grid Synthesis Method Based on Genetic Algorithm for Power/Ground Network Optimization with Dynamic Signal Consideration Yun YANG Shinji KIMURA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2008/12/01 Vol. E91-A No. 12 pp. 3431-3442 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Physical Level Design Keyword: power/ground (P/G) network, genetic algorithm (GA), gene disturbance, trapezoidal modified Euler (TME), hybrid-SLP, global area optimization, dynamic signal simulation,
	Summary \| Full Text:PDF

The Optimal Architecture Design of Two-Dimension Matrix Multiplication Jumping Systolic Array Yun YANG Shinji KIMURA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2008/04/01 Vol. E91-A No. 4 pp. 1101-1111 Type of Manuscript: Special Section PAPER (Special Section on Selected Papers from the 20th Workshop on Circuits and Systems in Karuizawa) Category: Keyword: jumping systolic array (JSA), processing element (PE), matrix multiplication, fully concurrent operation, fast process speed,
	Summary \| Full Text:PDF

Behavioral Circuit Macromodeling and Analog LSI Implementation for Automobile Engine Intake System Zhangcai HUANG Yasuaki INOUE Hong YU Jun PAN Yun YANG Quan ZHANG Shuai FANG
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2007/04/01 Vol. E90-A No. 4 pp. 732-740 Type of Manuscript: Special Section PAPER (Special Section on Selected Papers from the 19th Workshop on Circuits and Systems in Karuizawa) Category: Keyword: automobile engine intake system, analog LSI implementation, behavioral circuit macromodeling,
	Summary \| Full Text:PDF

Modeling the Influence of Input-to-Output Coupling Capacitance on CMOS Inverter Delay Zhangcai HUANG Atsushi KUROKAWA Yun YANG Hong YU Yasuaki INOUE
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2006/04/01 Vol. E89-A No. 4 pp. 840-846 Type of Manuscript: Special Section PAPER (Special Section on Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa) Category: Keyword: CMOS inverter, overshooting effect, deep submicron, timing analysis,
	Summary \| Full Text:PDF

Formula-Based Method for Capacitance Extraction of Interconnects with Dummy Fills Atsushi KUROKAWA Akira KASEBE Toshiki KANAMOTO Yun YANG Zhangcai HUANG Yasuaki INOUE Hiroo MASUDA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2006/04/01 Vol. E89-A No. 4 pp. 847-855 Type of Manuscript: Special Section PAPER (Special Section on Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa) Category: Keyword: dummy fill, capacitance extraction, capacitance formula, interconnect,
	Summary \| Full Text:PDF

Second-Order Polynomial Expressions for On-Chip Interconnect Capacitance Atsushi KUROKAWA Masanori HASHIMOTO Akira KASEBE Zhangcai HUANG Yun YANG Yasuaki INOUE Ryosuke INAGAKI Hiroo MASUDA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2005/12/01 Vol. E88-A No. 12 pp. 3453-3462 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Interconnect Keyword: capacitance formula, capacitance calculation, capacitance extraction, interconnect capacitance,
	Summary \| Full Text:PDF

Efficient Large Scale Integration Power/Ground Network Optimization Based on Grid Genetic Algorithm Yun YANG Atsushi KUROKAWA Yasuaki INOUE Wenqing ZHAO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2005/12/01 Vol. E88-A No. 12 pp. 3412-3420 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Power/Ground Network Keyword: SLP algorithm, GGA method, P/G network optimization, global optimum,
	Summary \| Full Text:PDF