| Yoshinori TAKEUCHI
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
VLSI Architecture for Real-Time Fractal Image Coding Processors Hideki YAMAUCHI Yoshinori TAKEUCHI Masaharu IMAI | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2000/03/25
Vol. E83-A
No. 3
pp. 452-458
Type of Manuscript:
Special Section PAPER (Special Section of Selected Papers from the 12th Workshop on Circuits and Systems in Karuizawa) Category: Keyword: VLSI architecture, image coding, fractal compression, | | Summary | Full Text:PDF(1MB) | |
|
|
|
|
|
An Optimization Algorithm for High Performance ASIP Design with Considering the RAM and ROM Sizes Nguye n Ngoc BINH Masaharu IMAI Yoshinori TAKEUCHI | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1998/12/25
Vol. E81-A
No. 12
pp. 2612-2620
Type of Manuscript:
Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Co-design Keyword: ASIP, HW/SW partitioning, performance estimation, RAM, ROM, | | Summary | Full Text:PDF(766.2KB) | |
|
|
|
|
|
|
|
|
|
|
|
Two Dimensional Space Partition Recursive Filtering Algorithm on Rectangular Processor Array Yoshinori TAKEUCHI Hiroaki KUNIEDA | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1991/01/25
Vol. E74-A
No. 1
pp. 42-48
Type of Manuscript:
PAPER Category: Digital Signal Processing Keyword:
| | Summary | Full Text:PDF(652.1KB) | |
|
|