IEICE Trans

Yasuo YAMAGUCHI

Partially Depleted SOI Technology with Body-Tied Hybrid Trench Isolation for High-Speed System-On-a-Chip Application Yasuo YAMAGUCHI Takashi IPPOSHI Kimio UEDA Koichiro MASHIKO Shigeto MAEGAWA Masahide INUISHI Tadashi NISHIMURA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2001/12/01 Vol. E84-C No. 12 pp. 1735-1745 Type of Manuscript: Special Section PAPER (Special Issue on Integrated Systems with New Concepts) Category: Keyword: SOI, SOC, partially depleted, isolation,
	Summary \| Full Text:PDF(1.8MB)

A CAD-Compatible SOI-CMOS Gate Array Using 0.35µm Partially-Depleted Transistors Kimio UEDA Koji NII Yoshiki WADA Shigenobu MAEDA Toshiaki IWAMATSU Yasuo YAMAGUCHI Takashi IPPOSHI Shigeto MAEGAWA Koichiro MASHIKO Yasutaka HORIBA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2000/02/25 Vol. E83-C No. 2 pp. 205-211 Type of Manuscript: Special Section PAPER (Special Issue on Low-Power High-Speed CMOS LSI Technologies) Category: Keyword: SOI, CMOS, field-shield isolation, gate array, low-power, high-speed,
	Summary \| Full Text:PDF(2MB)

A Sub 1-V L-Band Low Noise Amplifier in SOI CMOS Hiroshi KOMURASAKI Hisayasu SATO Kazuya YAMAMOTO Kimio UEDA Shigenobu MAEDA Yasuo YAMAGUCHI Nagisa SASAKI Takahiro MIKI Yasutaka HORIBA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2000/02/25 Vol. E83-A No. 2 pp. 220-227 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuit Techniques and Related Topics) Category: Keyword: SOI CMOS, low noise amplifier, L band, low voltage, RF,
	Summary \| Full Text:PDF(1.7MB)

Analysis and Optimization of Floating Body Cell Operation for High-Speed SOI-DRAM Fukashi MORISHITA Yasuo YAMAGUCHI Takahisa EIMORI Toshiyuki OASHI Kazutami ARIMOTO Yasuo INOUE Tadashi NISHIMURA Michihiro YAMADA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1999/03/25 Vol. E82-C No. 3 pp. 544-552 Type of Manuscript: Special Section PAPER (Special Issue on Ultra-High-Speed IC and LSI Technology) Category: Silicon Devices Keyword: SOI-DRAM, floating body, high speed, low power, data retention characteristics,
	Summary \| Full Text:PDF(592.4KB)

Analysis of the Delay Distributions of 0.5 µm SOI LSIs Toshiaki IWAMATSU Takashi IPPOSHI Yasuo YAMAGUCHI Kimio UEDA Koichiro MASHIKO Shigeto MAEGAWA Yasuo INOUE Tadashi HIRAO Tdashi NISHIMURA Akihiko YASUOKA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1997/03/25 Vol. E80-C No. 3 pp. 464-471 Type of Manuscript: Special Section PAPER (Special Issue on SOI Devices and Their Process Technologies) Category: Keyword: SOI, SIMOX, divider, adder, high-speed, low voltage,
	Summary \| Full Text:PDF(735.3KB)

Features of SOI DRAM's and their Potential for Low-Voltage and/or Giga-Bit Scale DRAM's Yasuo YAMAGUCHI Toshiyuki OASHI Takahisa EIMORI Toshiaki IWAMATSU Shouichi MITAMOTO Katsuhiro SUMA Takahiro TSURUDA Fukashi MORISHITA Masakazu HIROSE Hideto HIDAKA Kazutami ARIMOTO Kazuyasu FUJISHIMA Yasuo INOUE Tadashi NISHIMURA Hirokazu MIYOSHI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1996/06/25 Vol. E79-C No. 6 pp. 772-780 Type of Manuscript: INVITED PAPER (Special Issue on ULSI Memory Technology) Category: Dynamic RAMs Keyword: SOL, SIMOX, DRAM, low-voltage operation,
	Summary \| Full Text:PDF(1MB)

Low-Voltage Operation of a High-Resistivity Load SOI SRAM Cell by Reduced Back-Gate-Bias Effect Yasuo YAMAGUCHI Jun TAKAHASHI Takehisa YAMAGUCHI Tomohisa WADA Toshiaki IWAMATSU Hans-Oliver JOACHIM Yasuo INOUE Tadashi NISHIMURA Natsuro TSUBOUCHI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1995/07/25 Vol. E78-C No. 7 pp. 812-817 Type of Manuscript: Special Section PAPER (Special Issue on LSI Memory Device, Circuit, Architecture and Application Technologies for Multimedia Age) Category: Keyword: SOI, SIMOX, SRAM, low-voltage operation, back-gate bias effect,
	Summary \| Full Text:PDF(695.1KB)

Two-Dimensional Device Simulation of 0.1 µm Thin-Film SOI MOSFET's Hans-Oliver JOACHIM Yasuo YAMAGUCHI Kiyoshi ISHIKAWA Norihiko KOTANI Tadashi NISHIMURA Katsuhiro TSUKAMOTO
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1992/12/25 Vol. E75-C No. 12 pp. 1498-1505 Type of Manuscript: Special Section PAPER (Special Issue on SOI (Si on Insulator) Devices) Category: Deep Sub-micron SOI CMOS Keyword: thin-film SOI MOSFET's, miniaturized devices, device simulation,
	Summary \| Full Text:PDF(732.2KB)

Hot-Carrier Reliability in Submicrometer Ultra-Thin SOI-MOSFET's Yasuo YAMAGUCHI Masahiro SHIMIZU Yasuo INOUE Tadashi NISHIMURA Katsuhiro TSUKAMOTO
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1992/12/25 Vol. E75-C No. 12 pp. 1465-1470 Type of Manuscript: Special Section PAPER (Special Issue on SOI (Si on Insulator) Devices) Category: Hot Carrier Keyword: thin SOI, hot-carrier, SIMOX, gate-overlapped LDD,
	Summary \| Full Text:PDF(582.8KB)