Author List
Japanese Page
SITE TOP
Login
To browse Full-Text PDF.
>
Forgotten your password?
Menu
Search
Full-Text Search
Search(JPN)
Latest Issue
A Fundamentals
Trans.Fundamentals.
JPN Edition(in Japanese)
B Communications
Trans.Commun.
JPN Edition(in Japanese)
C Electronics
Trans.Electron.
JPN Edition(in Japanese)
D Information & Systems
Trans.Inf.&Syst.
JPN Edition(in Japanese)
Abstracts of JPN Edition
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
-
Archive
Volume List
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
Transactions (1976-1990)
Volume List [JPN Edition]
A JPN Edition(in Japanese)
B JPN Edition(in Japanese)
C JPN Edition(in Japanese)
D JPN Edition(in Japanese)
-
Editorial Board
Editorial Board
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
Archive
Editorial Board[JPN Edition]
A JPN Edition(in Japanese)
B JPN Edition(in Japanese)
C JPN Edition(in Japanese)
D JPN Edition(in Japanese)
Archive
-
Open Access Papers
Trans. Commun. (Free)
Trans. Commun.
Trans. Commun.(JPN Edition)
Trans. Electron. (Free)
Trans. Electron.
Trans. Electron.(JPN Edition)
Trans. Inf.&Syst. (Free)
Trans. Inf.&Syst.
Trans. Inf.&Syst.(JPN Edition)
-
Link
Subscription
For Authors
Statistics:
Accepting ratio,review period etc.
IEICE Home Page
-
Others
Citation Index
Privacy Policy
Copyright & Permissions
Copyright (c) by IEICE
Yasuhisa SHIMAZAKI
A 4500 MIPS/W, 86 µA Resume-Standby, 11 µA Ultra-Standby Application Processor for 3G Cellular Phones
Makoto ISHIKAWA
Tatsuya KAMEI
Yuki KONDO
Masanao YAMAOKA
Yasuhisa SHIMAZAKI
Motokazu OZAWA
Saneaki TAMAKI
Mikio FURUYAMA
Tadashi HOSHI
Fumio ARAKAWA
Osamu NISHII
Kenji HIROSE
Shinichi YOSHIOKA
Toshihiro HATTORI
Publication:
IEICE TRANSACTIONS on Electronics
Publication Date:
2005/04/01
Vol.
E88-C
No.
4
pp.
528-535
Type of Manuscript:
Special Section PAPER (Special Section on Low-Power LSI and Low-Power IP)
Category:
Digital
Keyword:
application processor
,
cellular phone
,
pipeline structure
,
resume-standby
,
low power
,
low leakage
,
Summary
|
Full Text:PDF
An 8-mW, 8-kB Cache Memory Using an Automatic-Power-Save Architecture for Low Power RISC Microprocessors
Yasuhisa SHIMAZAKI
Katsuhiro NORISUE
Koichiro ISHIBASHI
Hideo MAEJIMA
Publication:
IEICE TRANSACTIONS on Electronics
Publication Date:
1996/12/25
Vol.
E79-C
No.
12
pp.
1693-1698
Type of Manuscript:
Special Section PAPER (Special Issue on Low-Power LSI Technologies)
Category:
Keyword:
RISC microprocessor
,
cache memory
,
low power
,
Summary
|
Full Text:PDF