IEICE Trans

Yang SONG

A Feature-Based Service Identification Method to Improve Productivity of Service-Oriented System Dongsu KANG CheeYang SONG Doo-Kwon BAIK
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2010/12/01 Vol. E93-D No. 12 pp. 3392-3395 Type of Manuscript: LETTER Category: Software System Keyword: service identification, feature model, productivity,
	Summary \| Full Text:PDF

Pipeline-Based Partition Exploration for Heterogeneous Multiprocessor Synthesis Kang ZHAO Jinian BIAN Sheqin DONG Yang SONG Satoshi GOTO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2009/09/01 Vol. E92-A No. 9 pp. 2283-2294 Type of Manuscript: PAPER Category: VLSI Design Technology and CAD Keyword: application partitioning, CAD algorithm, MPSoC, ASIP, synthesis,
	Summary \| Full Text:PDF

Exploring Partitions Based on Search Space Smoothing for Heterogeneous Multiprocessor System Kang ZHAO Jinian BIAN Sheqin DONG Yang SONG Satoshi GOTO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2008/09/01 Vol. E91-A No. 9 pp. 2456-2464 Type of Manuscript: Special Section PAPER (Special Section on Nonlinear Theory and its Applications) Category: Electronic Circuits and Systems Keyword: hardware/software partitioning, CAD algorithm, search space smoothing, MPSoC, ASIP,
	Summary \| Full Text:PDF

Fast Custom Instruction Identification Algorithm Based on Basic Convex Pattern Model for Supporting ASIP Automated Design Kang ZHAO Jinian BIAN Sheqin DONG Yang SONG Satoshi GOTO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2008/06/01 Vol. E91-A No. 6 pp. 1478-1487 Type of Manuscript: PAPER Category: VLSI Design Technology and CAD Keyword: custom instruction identification, basic convex pattern (BCP), system-on-a-chip (SoC), application specific instruction-set processor (ASIP),
	Summary \| Full Text:PDF

Parallel Improved HDTV720p Targeted Propagate Partial SAD Architecture for Variable Block Size Motion Estimation in H.264/AVC Yiqing HUANG Zhenyu LIU Yang SONG Satoshi GOTO Takeshi IKENAGA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2008/04/01 Vol. E91-A No. 4 pp. 987-997 Type of Manuscript: Special Section PAPER (Special Section on Selected Papers from the 20th Workshop on Circuits and Systems in Karuizawa) Category: Keyword: H.264/AVC, variable block size motion estimation, hardware architecture,
	Summary \| Full Text:PDF

Adaptive Search Range Algorithms for Variable Block Size Motion Estimation in H.264/AVC Zhenxing CHEN Yang SONG Takeshi IKENAGA Satoshi GOTO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2008/04/01 Vol. E91-A No. 4 pp. 1015-1022 Type of Manuscript: Special Section PAPER (Special Section on Selected Papers from the 20th Workshop on Circuits and Systems in Karuizawa) Category: Keyword: H.264/AVC, VBSME, ASR, MVD,
	Summary \| Full Text:PDF

An Irregular Search Window Reuse Scheme for MPEG-2 to H.264 Transcoding Xiang-Hui WEI Shen LI Yang SONG Satoshi GOTO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2008/03/01 Vol. E91-A No. 3 pp. 749-755 Type of Manuscript: Special Section PAPER (Special Section on Signal Processing for Audio and Visual Systems and Its Implementations) Category: Image Coding and Video Coding Keyword: MPEG-2 to H.264 transcoding, motion estimation, search window reuse,
	Summary \| Full Text:PDF

Lossy Strict Multilevel Successive Elimination Algorithm for Fast Motion Estimation Yang SONG Zhenyu LIU Takeshi IKENAGA Satoshi GOTO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2007/04/01 Vol. E90-A No. 4 pp. 764-770 Type of Manuscript: Special Section PAPER (Special Section on Selected Papers from the 19th Workshop on Circuits and Systems in Karuizawa) Category: Keyword: motion estimation (ME), successive elimination algorithm (SEA), multilevel successive elimination algorithm (MSEA), strict multilevel successive elimination algorithm (SMSEA),
	Summary \| Full Text:PDF

Low-Power Partial Distortion Sorting Fast Motion Estimation Algorithms and VLSI Implementations Yang SONG Zhenyu LIU Takeshi IKENAGA Satoshi GOTO
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2007/01/01 Vol. E90-D No. 1 pp. 108-117 Type of Manuscript: Special Section PAPER (Special Section on Advanced Image Technology) Category: Keyword: motion estimation (ME), partial distortion sorting (PDS), systolic array architecture,
	Summary \| Full Text:PDF

A Fine-Grain Scalable and Low Memory Cost Variable Block Size Motion Estimation Architecture for H.264/AVC Zhenyu LIU Yang SONG Takeshi IKENAGA Satoshi GOTO
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2006/12/01 Vol. E89-C No. 12 pp. 1928-1936 Type of Manuscript: PAPER Category: Integrated Electronics Keyword: H.264, AVC, variable block size motion estimation, VLSI architecture,
	Summary \| Full Text:PDF

A VLSI Architecture for Variable Block Size Motion Estimation in H.264/AVC with Low Cost Memory Organization Yang SONG Zhenyu LIU Takeshi IKENAGA Satoshi GOTO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2006/12/01 Vol. E89-A No. 12 pp. 3594-3601 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: VLSI Architecture Keyword: variable block size motion estimation (VBSME), memory organization, H.264/AVC,
	Summary \| Full Text:PDF

Rapid Hybrid Code Acquisition Scheme in DS/CDMA Systems Yang SONG Guang-Rui HU
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2006/06/01 Vol. E89-B No. 6 pp. 1876-1878 Type of Manuscript: LETTER Category: Transmission Systems and Transmission Equipment for Communications Keyword: synchronization, PN sequence, spread spectrum communications, constant false alarm rate,
	Summary \| Full Text:PDF

Scalable VLSI Architecture for Variable Block Size Integer Motion Estimation in H.264/AVC Yang SONG Zhenyu LIU Satoshi GOTO Takeshi IKENAGA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2006/04/01 Vol. E89-A No. 4 pp. 979-988 Type of Manuscript: Special Section PAPER (Special Section on Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa) Category: Keyword: variable block size motion estimation (VBSME), H.264/AVC, very large scale integration (VLSI) architecture,
	Summary \| Full Text:PDF

A VLSI Array Processing Oriented Fast Fourier Transform Algorithm and Hardware Implementation Zhenyu LIU Yang SONG Takeshi IKENAGA Satoshi GOTO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2005/12/01 Vol. E88-A No. 12 pp. 3523-3530 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: VLSI Architecture Keyword: fast Fourier transform (FFT), array processing, singleton algorithm,
	Summary \| Full Text:PDF