Xu BAI


Implementation of Voltage-Mode/Current-Mode Hybrid Circuits for a Low-Power Fine-Grain Reconfigurable VLSI
Xu BAI Michitaka KAMEYAMA 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 2014/10/01
Vol. E97-C  No. 10  pp. 1028-1035
Type of Manuscript:  PAPER
Category: Integrated Electronics
Keyword: 
voltage-mode/current-mode hybrid designarbitrary two-variable function circuitfine-grain reconfigurable VLSI
 Summary | Full Text:PDF

Multiple-Valued Fine-Grain Reconfigurable VLSI Using a Global Tree Local X-Net Network
Xu BAI Michitaka KAMEYAMA 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2014/09/01
Vol. E97-D  No. 9  pp. 2278-2285
Type of Manuscript:  Special Section PAPER (Special Section on Multiple-Valued Logic and VLSI Computing)
Category: VLSI Architecture
Keyword: 
multiple-valued reconfigurable VLSIfine-grain reconfigurable VLSIglobal tree local X-net networklogic-in-memory architecture
 Summary | Full Text:PDF

A Multiple-Valued Reconfigurable VLSI Architecture Using Binary-Controlled Differential-Pair Circuits
Xu BAI Michitaka KAMEYAMA 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 2013/08/01
Vol. E96-C  No. 8  pp. 1083-1093
Type of Manuscript:  PAPER
Category: Integrated Electronics
Keyword: 
fine-grain reconfigurable VLSI architecturemultiple-valued switch blockbinary-controlled current-steering techniquecurrent-source sharing techniquecurrent-mode logic (CML)
 Summary | Full Text:PDF

A Bit-Serial Reconfigurable VLSI Based on a Multiple-Valued X-Net Data Transfer Scheme
Xu BAI Michitaka KAMEYAMA 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2013/07/01
Vol. E96-D  No. 7  pp. 1449-1456
Type of Manuscript:  PAPER
Category: Computer System
Keyword: 
multiple-valued data transfer schemeX-netmultiple-valued current-mode logicMOS current-mode logicfine-grain reconfigurable VLSI
 Summary | Full Text:PDF