Tsung-Yi WU


Combined Use of Rising and Falling Edge Triggered Clocks for Peak Current Reduction in IP-Based SoC/NoC Designs
Tsung-Yi WU Tzi-Wei KAO How-Rern LIN 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2010/12/01
Vol. E93-A  No. 12  pp. 2581-2589
Type of Manuscript:  Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: High-Level Synthesis and System-Level Design
Keyword: 
clock schemeglobally asynchronous locally synchronousIR dropNetwork-on-Chip
 Summary | Full Text:PDF

Low-Leakage and Low-Power Implementation of High-Speed Logic Gates
Tsung-Yi WU Liang-Ying LU 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 2009/04/01
Vol. E92-C  No. 4  pp. 401-408
Type of Manuscript:  Special Section PAPER (Special Section on Low-Leakage, Low-Voltage, Low-Power and High-Speed Technologies for System LSIs in Deep-Submicron Era)
Category: 
Keyword: 
dual value logicleakage currentpass-transistor logic gatestandard celltransmission gate
 Summary | Full Text:PDF

A Conditional Isolation Technique for Low-Energy and High-Performance Wide Domino Gates
How-Rern LIN Wei-Hao CHIU Tsung-Yi WU 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 2009/04/01
Vol. E92-C  No. 4  pp. 386-390
Type of Manuscript:  Special Section PAPER (Special Section on Low-Leakage, Low-Voltage, Low-Power and High-Speed Technologies for System LSIs in Deep-Submicron Era)
Category: 
Keyword: 
leakage powerleakage tolerancehigh performancedomino logic
 Summary | Full Text:PDF

A Fast Probability-Based Algorithm for Leakage Current Reduction Considering Controller Cost
Tsung-Yi WU Jr-Luen TZENG 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2007/12/01
Vol. E90-A  No. 12  pp. 2718-2726
Type of Manuscript:  Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: Circuit Synthesis
Keyword: 
leakage current reductionminimum leakage vectorminimum leakage vector controllerlow power design
 Summary | Full Text:PDF