IEICE Trans

Tatsuji MATSUURA

A 12-bit 1.25MS/s Area-Efficient Radix-Value Self-Estimated Non-Binary Cyclic ADC with Relaxed Requirements on Analog Components Hao SAN Rompei SUGAWARA Masao HOTTA Tatsuji MATSUURA Kazuyuki AIHARA
Publication: Publication Date: 2017/02/01 Vol. E100-A No. 2 pp. 534-540 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuit Techniques and Related Topics) Category: Keyword: cyclic ADC, non-binary ADC, radix-value estimation algorithm, β-expansion, multiply-by-β MDAC.,
	Summary \| Full Text:PDF

A Replica-Amp Gain Enhancement Technique for an Operational Amplifier with Low Mismatch Sensitivity and High Voltage Swing Junya MATSUNO Masanori FURUTA Tetsuro ITAKURA Tatsuji MATSUURA Akira HYOGO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2016/02/01 Vol. E99-A No. 2 pp. 547-554 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuit Techniques and Related Topics) Category: Keyword: opamp, gain enhancement, replica amplifier,
	Summary \| Full Text:PDF

Background Self-Calibration Algorithm for Pipelined ADC Using Split ADC Scheme Takuya YAGI Kunihiko USUI Tatsuji MATSUURA Satoshi UEMORI Satoshi ITO Yohei TAN Haruo KOBAYASHI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2011/07/01 Vol. E94-C No. 7 pp. 1233-1236 Type of Manuscript: BRIEF PAPER Category: Electronic Circuits Keyword: ADC, self-calibration, pipelined ADC, split ADC, digitally-assisted analog technology,
	Summary \| Full Text:PDF

SAR ADC Algorithm with Redundancy and Digital Error Correction Tomohiko OGAWA Haruo KOBAYASHI Yosuke TAKAHASHI Nobukazu TAKAI Masao HOTTA Hao SAN Tatsuji MATSUURA Akira ABE Katsuyoshi YAGI Toshihiko MORI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2010/02/01 Vol. E93-A No. 2 pp. 415-423 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuit Techniques and Related Topics) Category: Keyword: SAR ADC, digital error correction, non-binary, redundancy,
	Summary \| Full Text:PDF

1-GHz Input Bandwidth Under-Sampling A/D Converter with Dynamic Current Reduction Comparator for UWB-IR Receiver Tatsuo NAKAGAWA Tatsuji MATSUURA Eiki IMAIZUMI Junya KUDOH Goichi ONO Masayuki MIYAZAKI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2009/06/01 Vol. E92-C No. 6 pp. 835-842 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuits and Related SoC Integration Technologies) Category: Keyword: A/D converter, under sampling, S/H circuit, comparator, UWB-IR,
	Summary \| Full Text:PDF

A Second-Order Multibit Complex Bandpass ΔΣAD Modulator with I, Q Dynamic Matching and DWA Algorithm Hao SAN Yoshitaka JINGU Hiroki WADA Hiroyuki HAGIWARA Akira HAYAKAWA Haruo KOBAYASHI Tatsuji MATSUURA Kouichi YAHAGI Junya KUDOH Hideo NAKANE Masao HOTTA Toshiro TSUKADA Koichiro MASHIKO Atsushi WADA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2007/06/01 Vol. E90-C No. 6 pp. 1181-1188 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuits and Related SoC Integration Technologies) Category: Keyword: complex bandpass ΔΣAD modulator, I, Q path mismatches, dynamic matching, miltibit, data-weighted averaging,
	Summary \| Full Text:PDF

Key Technologies for Miniaturization and Power Reduction of Analog-to-Digital Converters for Video Use Masao HOTTA Tatsuji MATSUURA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2006/06/01 Vol. E89-C No. 6 pp. 664-672 Type of Manuscript: INVITED PAPER (Special Section on Analog Circuit and Device Technologies) Category: Keyword: analog-to-digital converter, ADC, pipeline, time-interleaving, self-calibration and look-ahead pipeline,
	Summary \| Full Text:PDF

Complex Bandpass ΔΣAD Modulator Architecture without I, Q-Path Crossing Layout Hao SAN Akira HAYAKAWA Yoshitaka JINGU Hiroki WADA Hiroyuki HAGIWARA Kazuyuki KOBAYASHI Haruo KOBAYASHI Tatsuji MATSUURA Kouichi YAHAGI Junya KUDOH Hideo NAKANE Masao HOTTA Toshiro TSUKADA Koichiro MASHIKO Atsushi WADA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2006/04/01 Vol. E89-A No. 4 pp. 908-915 Type of Manuscript: Special Section PAPER (Special Section on Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa) Category: Keyword: complex bandpass ΔΣAD modulator, I, Q path mismatches, dynamic matching, multiplexer,
	Summary \| Full Text:PDF

A Novel False Lock Detection Technique for a Wide Frequency Range Delay-Locked Loop Yasutoshi AIBARA Eiki IMAIZUMI Hiroaki TAKAGISHI Tatsuji MATSUURA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2006/02/01 Vol. E89-A No. 2 pp. 385-390 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuit Techniques and Related Topics) Category: Keyword: delay-locked loop (DLL), false lock, frequency range, duty cycle, digital camera,
	Summary \| Full Text:PDF

A Small-Chip-Area Transceiver IC for Bluetooth Featuring a Digital Channel-Selection Filter Masaru KOKUBO Masaaki SHIDA Takashi OSHIMA Yoshiyuki SHIBAHARA Tatsuji MATSUURA Kazuhiko KAWAI Takefumi ENDO Katsumi OSAKI Hiroki SONODA Katsumi YAMAMOTO Masaharu MATSUOKA Takao KOBAYASHI Takaaki HEMMI Junya KUDOH Hirokazu MIYAGAWA Hiroto UTSUNOMIYA Yoshiyuki EZUMI Kunio TAKAYASU Jun SUZUKI Shinya AIZAWA Mikihiko MOTOKI Yoshiyuki ABE Takao KUROSAWA Satoru OOKAWARA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2004/06/01 Vol. E87-C No. 6 pp. 878-887 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuit and Device Technologies) Category: Keyword: Bluetooth transceiver, low-IF, VCO, channel-selection filter,
	Summary \| Full Text:PDF

A 3.2-mA 6-Bit Pipelined A/D Coverter for a Bluetooth RF Transceiver Tatsuji MATSUURA Junya KUDOH Eiki IMAIZUMI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2002/08/01 Vol. E85-C No. 8 pp. 1538-1545 Type of Manuscript: Special Section PAPER (Special Issue on High-Performance Analog Integrated Circuits) Category: Keyword: A/D converter, CMOS, low power, pipeline, Bluetooth,
	Summary \| Full Text:PDF

A 10-bit 3-Msample/s CMOS Multipath Multibit Cyclic ADC Tatsuji MATSUURA Akihiro KITAGAWA Toshiro TSUKADA Eiki IMAIZUMI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2000/02/25 Vol. E83-C No. 2 pp. 227-235 Type of Manuscript: Special Section PAPER (Special Issue on Low-Power High-Speed CMOS LSI Technologies) Category: Keyword: low-power, low-voltage, cyclic A/D converter, CMOS,
	Summary \| Full Text:PDF

Substrate Noise Reduction Using Active Guard Band Filters in Mixed-Signal Integrated Circuits Keiko Makie-FUKUDA Satoshi MAEDA Toshiro TSUKADA Tatsuji MATSUURA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1997/02/25 Vol. E80-A No. 2 pp. 313-320 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuit Techniques for System-on-Chip Integration) Category: Keyword: substrate noise, digital noise, guard band, analog and mixed-signal IC, CMOS,
	Summary \| Full Text:PDF

A 1.2-V Feedforward Amplifier and A/D Converter for Mixed Analog/Digital LSIs Tatsuji MATSUURA Eiki IMAIZUMI Takanobu ANBO
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1996/12/25 Vol. E79-C No. 12 pp. 1666-1678 Type of Manuscript: Special Section PAPER (Special Issue on Low-Power LSI Technologies) Category: Keyword: low-voltage, low-power, analog, pipeline A/D converter, feedforward amplifier,
	Summary \| Full Text:PDF