IEICE Trans

Takashi YOKOTA

Genetic Node-Mapping Methods for Rapid Collective Communications Takashi YOKOTA Kanemitsu OOTSU Takeshi OHKAWA
Publication: Publication Date: 2020/01/01 Vol. E103-D No. 1 pp. 111-129 Type of Manuscript: PAPER Category: Computer System Keyword: interconnection networks, node mapping, genetic algorithms,
	Summary \| Full Text:PDF

Fast Computation with Efficient Object Data Distribution for Large-Scale Hologram Generation on a Multi-GPU Cluster Takanobu BABA Shinpei WATANABE Boaz JESSIE JACKIN Kanemitsu OOTSU Takeshi OHKAWA Takashi YOKOTA Yoshio HAYASAKI Toyohiko YATAGAI
Publication: Publication Date: 2019/07/01 Vol. E102-D No. 7 pp. 1310-1320 Type of Manuscript: PAPER Category: Human-computer Interaction Keyword: computer generated holography, large-scale CGH, GPU cluster,
	Summary \| Full Text:PDF

Automatic Generation Tool of FPGA Components for Robots Takeshi OHKAWA Kazushi YAMASHINA Takuya MATSUMOTO Kanemitsu OOTSU Takashi YOKOTA
Publication: Publication Date: 2019/05/01 Vol. E102-D No. 5 pp. 1012-1019 Type of Manuscript: Special Section PAPER (Special Section on Reconfigurable Systems) Category: Design Tools Keyword: FPGA, component oriented development, automatic generation, ROS, ROS-compliant FPGA component, robot,
	Summary \| Full Text:PDF

Accelerating Large-Scale Interconnection Network Simulation by Cellular Automata Concept Takashi YOKOTA Kanemitsu OOTSU Takeshi OHKAWA
Publication: Publication Date: 2019/01/01 Vol. E102-D No. 1 pp. 52-74 Type of Manuscript: PAPER Category: Computer System Keyword: interconnection networks, simulation, GPGPU, multithreading,
	Summary \| Full Text:PDF

A Genetic Approach for Accelerating Communication Performance by Node Mapping Takashi YOKOTA Kanemitsu OOTSU Takeshi OHKAWA
Publication: Publication Date: 2018/12/01 Vol. E101-D No. 12 pp. 2971-2975 Type of Manuscript: Special Section LETTER (Special Section on Parallel and Distributed Computing and Networking) Category: Architecture Keyword: parallel computers, interconnection networks, collective communication, communication performance, topology mapping,
	Summary \| Full Text:PDF

FPGA Components for Integrating FPGAs into Robot Systems Takeshi OHKAWA Kazushi YAMASHINA Hitomi KIMURA Kanemitsu OOTSU Takashi YOKOTA
Publication: Publication Date: 2018/02/01 Vol. E101-D No. 2 pp. 363-375 Type of Manuscript: Special Section PAPER (Special Section on Reconfigurable Systems) Category: Emerging Applications Keyword: FPGA, component-oriented development, ROS, ROS-compliant FPGA component, robot,
	Summary \| Full Text:PDF

A Static Packet Scheduling Approach for Fast Collective Communication by Using PSO Takashi YOKOTA Kanemitsu OOTSU Takeshi OHKAWA
Publication: Publication Date: 2017/12/01 Vol. E100-D No. 12 pp. 2781-2795 Type of Manuscript: Special Section PAPER (Special Section on Parallel and Distributed Computing and Networking) Category: Interconnection networks Keyword: parallel computers, interconnection networks, collective communication, communication performance, packet scheduling,
	Summary \| Full Text:PDF

Enhancing Entropy Throttling: New Classes of Injection Control in Interconnection Networks Takashi YOKOTA Kanemitsu OOTSU Takeshi OHKAWA
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2016/12/01 Vol. E99-D No. 12 pp. 2911-2922 Type of Manuscript: Special Section PAPER (Special Section on Parallel and Distributed Computing and Networking) Category: Interconnection network Keyword: parallel computers, interconnection networks, congestion control, throttling,
	Summary \| Full Text:PDF

Processor Pipeline Design for Fast Network Message Handling in RWC-1 Multiprocessor Hiroshi MATSUOKA Kazuaki OKAMOTO Hideo HIRONO Mitsuhisa SATO Takashi YOKOTA Shuichi SAKAI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1998/09/25 Vol. E81-C No. 9 pp. 1391-1397 Type of Manuscript: Special Section PAPER (Special Issue on Novel VLSI Processor Architectures) Category: Keyword: massively parallel computer, loosely coupled multiprocessor, multi-threaded execution, super-scalar processor, processor pipeline,
	Summary \| Full Text:PDF

hMDCE: The Hierarchical Multidimensional Directed Cycles Ensemble Network Takashi YOKOTA Hiroshi MATSUOKA Kazuaki OKAMOTO Hideo HIRONO Shuichi SAKAI
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 1996/08/25 Vol. E79-D No. 8 pp. 1099-1106 Type of Manuscript: Special Section PAPER (Special Issue on Architectures, Algorithms and Networks for Massively Parallel Computing) Category: Interconnection Networks Keyword: interconnection networks, hierarchical networks, routing algorithms, performance evaluation, massively parallel computers, multithreaded architecture,
	Summary \| Full Text:PDF