IEICE Trans

Takashi MORIE

A Motion Detection Model Inspired by the Neuronal Propagation in the Hippocampus Haichao LIANG Takashi MORIE
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2012/02/01 Vol. E95-A No. 2 pp. 576-585 Type of Manuscript: PAPER Category: Vision Keyword: edge-based motion detection, time-to-travel, approaching object detection, bio-inspired system,
	Summary \| Full Text:PDF(1MB)

A CMOS Spiking Neural Network Circuit with Symmetric/Asymmetric STDP Function Hideki TANAKA Takashi MORIE Kazuyuki AIHARA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2009/07/01 Vol. E92-A No. 7 pp. 1690-1698 Type of Manuscript: PAPER Category: Neural Networks and Bioengineering Keyword: spiking neuron model, associative memory, spike-timing dependent synaptic plasticity (STDP), LSI implementation,
	Summary \| Full Text:PDF(911.5KB)

A Current-Sampling-Mode CMOS Arbitrary Chaos Generator Circuit Using Pulse Modulation Approach Daisuke ATUTI Takashi MORIE Kazuyuki AIHARA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2009/05/01 Vol. E92-A No. 5 pp. 1308-1315 Type of Manuscript: PAPER Category: Nonlinear Problems Keyword: CMOS chaos generator circuit, pulse phase modulation, current sampling,
	Summary \| Full Text:PDF(1.2MB)

An Ultra-Wide Range Digitally Adaptive Control Phase Locked Loop with New 3-Phase Switched Capacitor Loop Filter Shiro DOSHO Naoshi YANAGISAWA Kazuaki SOGAWA Yuji YAMADA Takashi MORIE
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2007/06/01 Vol. E90-C No. 6 pp. 1197-1202 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuits and Related SoC Integration Technologies) Category: Keyword: loop filter, switched capacitor, phase locked loop, digital control, adaptive control,
	Summary \| Full Text:PDF(2.7MB)

A VLSI Spiking Feedback Neural Network with Negative Thresholding and Its Application to Associative Memory Kan'ya SASAKI Takashi MORIE Atsushi IWATA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2006/11/01 Vol. E89-C No. 11 pp. 1637-1644 Type of Manuscript: Special Section PAPER (Special Section on Novel Device Architectures and System Integration Technologies) Category: Keyword: spiking neuron model, feedback network, global excitatory unit, negative thresholding, associative memory,
	Summary \| Full Text:PDF(993.2KB)

A -90 dBc@10 kHz Phase Noise Fractional-N Frequency Synthesizer with Accurate Loop Bandwidth Control Circuit Shiro DOSHO Takashi MORIE Koji OKAMOTO Yuuji YAMADA Kazuaki SOGAWA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2006/06/01 Vol. E89-C No. 6 pp. 739-745 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuit and Device Technologies) Category: Keyword: synthesizer, fractional-N, bandwidth-control, 0.13 µm-CMOS,
	Summary \| Full Text:PDF(1.2MB)

An Image-Filtering LSI Processor Architecture for Face/Object Recognition Using a Sorted Projection-Field Model Based on a Merged/Mixed Analog-Digital Architecture Osamu NOMURA Takashi MORIE Keisuke KOREKADO Teppei NAKANO Masakazu MATSUGU Atsushi IWATA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2006/06/01 Vol. E89-C No. 6 pp. 781-791 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuit and Device Technologies) Category: Keyword: object detection/recognition, convolutional neural network, image-filtering, multiply-and-accumulation operation, LSI architecture,
	Summary \| Full Text:PDF(1.5MB)

Pulse Modulation Techniques for Nonlinear Dynamical Systems and a CMOS Chaos Circuit with Arbitrary 1-D Maps Takashi MORIE Kenichi MURAKOSHI Makoto NAGATA Atsushi IWATA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2004/11/01 Vol. E87-C No. 11 pp. 1856-1862 Type of Manuscript: Special Section PAPER (Special Section on New System Paradigms for Integrated Electronics) Category: Keyword: CMOS analog integrated circuits, nonlinear circuits, nonlinear functions, pulse width modulation, pulse phase modulation, chaos,
	Summary \| Full Text:PDF(502.7KB)

An Hadamard Transform Chip Using the PWM Circuit Technique and Its Application to Image Processing Kousuke KATAYAMA Atsushi IWATA Takashi MORIE Makoto NAGATA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2002/08/01 Vol. E85-C No. 8 pp. 1596-1603 Type of Manuscript: Special Section PAPER (Special Issue on High-Performance Analog Integrated Circuits) Category: Keyword: Hadamard transform, image sensor, pulse width modulation technique, charge sharing,
	Summary \| Full Text:PDF(963.4KB)

Image Segmentation/Extraction Using Nonlinear Cellular Networks and Their VLSI Implementation Using Pulse-Modulation Techniques Hiroshi ANDO Takashi MORIE Makoto MIYAKE Makoto NAGATA Atsushi IWATA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2002/02/01 Vol. E85-A No. 2 pp. 381-388 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuit Techniques and Related Topics) Category: Keyword: resistive-fuse network, oscillator network, image segmentation, image extraction, pulse modulation circuit,
	Summary \| Full Text:PDF(1.2MB)

A CMOS Stochastic Associative Processor Using PWM Chaotic Signals Toshio YAMANAKA Takashi MORIE Makoto NAGATA Atsushi IWATA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2001/12/01 Vol. E84-C No. 12 pp. 1723-1729 Type of Manuscript: Special Section PAPER (Special Issue on Integrated Systems with New Concepts) Category: Keyword: pulse-width modulation, PWM, chaotic signals, stochastic association,
	Summary \| Full Text:PDF(872.8KB)

Merged Analog-Digital Circuits Using Pulse Modulation for Intelligent SoC Applications Atsushi IWATA Takashi MORIE Makoto NAGATA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2001/02/01 Vol. E84-A No. 2 pp. 486-496 Type of Manuscript: INVITED PAPER (Special Section on Analog Circuit Techniques Supporting the System LSI Era) Category: Keyword: pulse modulation, mixed analog-digital integrated circuits, nonlinear dynamical systems, switched current integration, time-domain signal processing,
	Summary \| Full Text:PDF(664.3KB)

A Nonlinear Oscillator Network for Gray-Level Image Segmentation and PWM/PPM Circuits for Its VLSI Implementation Hiroshi ANDO Takashi MORIE Makoto NAGATA Atsushi IWATA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2000/02/25 Vol. E83-A No. 2 pp. 329-336 Type of Manuscript: Special Section PAPER (Special Section on Intelligent Signal and Image Processing) Category: Keyword: nonlinear oscillator network, LEGION, image segmentation, pulse modulation, PWM, PPM, LSI implementation,
	Summary \| Full Text:PDF(3.3MB)

New Non-Volatile Analog Memory Circuits Using PWM Methods Shigeo KINOSHITA Takashi MORIE Makoto NAGATA Atsushi IWATA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1999/09/25 Vol. E82-C No. 9 pp. 1655-1661 Type of Manuscript: Special Section PAPER (Special Issue on Integrated Electronics and New System Paradigms) Category: Non-Binary Architectures Keyword: analog memory, floating gate device, pulse width modulation, PWM,
	Summary \| Full Text:PDF(773.1KB)

An Analog-Digital Merged Neural Circuit Using Pulse Width Modulation Technique Takashi MORIE Jun FUNAKOSHI Makoto NAGATA Atsushi IWATA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1999/02/25 Vol. E82-A No. 2 pp. 356-363 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuit Techniques and Related Topics) Category: Keyword: LSI implementation, neural network, pulse width modulation, PWM,
	Summary \| Full Text:PDF(1MB)

A Stochastic Associative Memory Using Single-Electron Tunneling Devices Makoto SAEN Takashi MORIE Makoto NAGATA Atsushi IWATA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1998/01/25 Vol. E81-C No. 1 pp. 30-35 Type of Manuscript: Special Section PAPER (Special Issue on Technology Challenges for Single Electron Devices) Category: Keyword: associative memory, single-electron tunneling, SET, single-electron transistor,
	Summary \| Full Text:PDF(478.9KB)

Self-Learning Analog Neural Network LSI with High-Resolution Non-Volatile Analog Memory and a Partially-Serial Weight-Update Architecture Takashi MORIE Osamu FUJITA Kuniharu UCHIMURA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1997/07/25 Vol. E80-C No. 7 pp. 990-995 Type of Manuscript: Special Section PAPER (Special Issue on New Concept Device and Novel Architecture LSIs) Category: Neural Networks and Chips Keyword: neural networks, analog LSI, floating gate device, non-volatile memory,
	Summary \| Full Text:PDF(603.6KB)

Model-Adaptable Parameter Extraction System for MOSFET Models Masaki KONDO Takashi MORIE Hidetoshi ONODERA Keikichi TAMARU
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1995/05/25 Vol. E78-A No. 5 pp. 569-572 Type of Manuscript: Special Section LETTER (Special Section of Letters Selected from the 1994 IEICE Fall Conference) Category: Keyword: parameter extraction system, initial value estimation, MOSFET characterization,
	Summary \| Full Text:PDF(272.1KB)

Development of Module Generators from Extracted Design Procedures--Application to Analog Device Generation-- Takashi MORIE Hidetoshi ONODERA Keikichi TAMARU
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1995/02/25 Vol. E78-A No. 2 pp. 160-168 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuit Techniques and Computer Aided Design) Category: Keyword: device layout, module generation, analog LSI, store and re-use, design procedure,
	Summary \| Full Text:PDF(888.4KB)

Deterministic Boltzmann Machine Learning Improved for Analog LSI Implementation Takashi MORIE Yoshihito AMEMIYA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1993/07/25 Vol. E76-C No. 7 pp. 1167-1173 Type of Manuscript: Special Section PAPER (Special Issue on New Architecture LSIs) Category: Neural Networks and Chips Keyword: neural network, Boltzmann machine, analog LSI, mean-field theory learning,
	Summary \| Full Text:PDF(591KB)

Analog VLSI Implementation of Adaptive Algorithms by an Extended Hebbian Synapse Circuit Takashi MORIE Osamu FUJITA Yoshihito AMEMIYA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1992/03/25 Vol. E75-C No. 3 pp. 303-311 Type of Manuscript: Special Section PAPER (Special Issue on Analog LSI and Related Technology) Category: Keyword: neural network, backpropagation, Boltzmann machine, analog LSI, synapse, Hebb learning,
	Summary \| Full Text:PDF(777.9KB)