IEICE Trans

Takashi HASHIMOTO

A 90 mW MPEG-4 Video Codec LSI with the Capability for Core Profile Takashi HASHIMOTO Shunichi KUROMARU Masayoshi TOUJIMA Yasuo KOHASHI Masatoshi MATSUO Toshihiro MORIIWA Masahiro OHASHI Tsuyoshi NAKAMURA Mana HAMADA Yuji SUGISAWA Miki KUROMARU Tomonori YONEZAWA Satoshi KAJITA Takahiro KONDO Hiroki OTSUKI Kohkichi HASHIMOTO Hiromasa NAKAJIMA Taro FUKUNAGA Hiroaki TOIDA Yasuo IIZUKA Hitoshi FUJIMOTO Junji MICHIYAMA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2003/07/01 Vol. E86-C No. 7 pp. 1374-1384 Type of Manuscript: PAPER Category: Integrated Electronics Keyword: MPEG-4 visual, core profile, hybrid architecture, clock gating, embedded DRAM, low power,
	Summary \| Full Text:PDF(2.3MB)

Performance Evaluation of Local Recovery Group Configuration in Reliable Multicast Miki YAMAMOTO Takashi HASHIMOTO Hiromasa IKEDA
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2000/12/25 Vol. E83-B No. 12 pp. 2675-2684 Type of Manuscript: PAPER Category: Internet Keyword: reliable multicast, local recovery, retransmission, IP multicast,
	Summary \| Full Text:PDF(382.7KB)

Performance Evaluation of Reliable Multicast Communication Protocols under Heterogeneous Transmission Delay Circumstances Takashi HASHIMOTO Miki YAMAMOTO Hiromasa IKEDA James F. KUROSE
Publication: IEICE TRANSACTIONS on Communications Publication Date: 1999/10/25 Vol. E82-B No. 10 pp. 1609-1617 Type of Manuscript: PAPER Category: Signaling System and Communication Protocol Keyword: reliable multicast, retransmission, NAK, heterogeneous transmission delay,
	Summary \| Full Text:PDF(683KB)

New Test Structures for Evaluating the Scaling Limit of a Narrow U-Groove Isolation Structure Yoichi TAMAKI Takashi HASHIMOTO
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1999/04/25 Vol. E82-C No. 4 pp. 612-617 Type of Manuscript: Special Section PAPER (Special Issue on Microelectronic Test Structures) Category: Keyword: isolation capacitance, SOI, bipolar transistor, trench structure,
	Summary \| Full Text:PDF(427.2KB)

An MPEG2 Video Decoder LSI with Hierarchical Control Mechanism Shin-ichi URAMOTO Akihiko TAKABATAKE Takashi HASHIMOTO Jun TAKEDA Gen-ichi TANAKA Tsuyoshi YAMADA Yukio KODAMA Atsushi MAEDA Toshiaki SHIMADA Shun-ichi SEKIGUCHI Tokumichi MURAKAMI Masahiko YOSHIMOTO
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1995/12/25 Vol. E78-C No. 12 pp. 1697-1708 Type of Manuscript: Special Section PAPER (Special Issue on Low-power Analog, Digital LSIs and ASICs for Multimedia) Category: Keyword: image compression, video decoder, MPEG2,
	Summary \| Full Text:PDF(1.1MB)

A 6-ns 4-Mb CMOS SRAM with Offset-Voltage-Insensitive Current Sense Amplifiers Koichiro ISHIBASHI Koichi TAKASUGI Kunihiro KOMIYAJI Hiroshi TOYOSHIMA Toshiaki YAMANAKA Akira FUKAMI Naotaka HASHIMOTO Nagatoshi OHKI Akihiro SHIMIZU Takashi HASHIMOTO Takahiro NAGANO Takashi NISHIDA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1995/06/25 Vol. E78-C No. 6 pp. 728-734 Type of Manuscript: Special Section PAPER (Special Issue on the 1994 VLSI Circuits Symposium (Joint Issue with the IEEE Journal of Solid-State Circuits, Vol. 30, No. 4 April 1995)) Category: Keyword:
	Summary \| Full Text:PDF(646.7KB)

A Bipolar-Based 0.5 µm BiCMOS Technology on Bonded SOI for High-Speed LSIs Makoto YOSHIDA Toshiro HIRAMOTO Tsuyoshi FUJIWARA Takashi HASHIMOTO Tetsuya MURAYA Shigeharu MURATA Kunihiko WATANABE Nobuo TAMBA Takahide IKEDA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1994/08/25 Vol. E77-C No. 8 pp. 1395-1403 Type of Manuscript: Special Section PAPER (Special Section on High Speed and High Density Multi Functional LSI Memories) Category: General Technology Keyword: BiCMOS, bonded SOI, double polysilicon bipolar, trench isolation, stress,
	Summary \| Full Text:PDF(1.1MB)

A 1.5-ns Cycle-Time 18-kb Pseudo-Dual-Port RAM with 9K Logic Gates Masato IWABUCHI Masami USAMI Masamori KASHIYAMA Takashi OOMORI Shigeharu MURATA Toshiro HIRAMOTO Takashi HASHIMOTO Yasuhiro NAKAJIMA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1994/05/25 Vol. E77-C No. 5 pp. 749-755 Type of Manuscript: Special Section PAPER (Special Section on the 1993 VLSI Circuits Symposium (Joint Issue with the IEEE Journal of Solid-State Circuits, Vol.29, No.4 April 1994)) Category: Keyword:
	Summary \| Full Text:PDF(597.6KB)