Author List
Japanese Page
SITE TOP
Login
To browse Full-Text PDF.
>
Forgotten your password?
Menu
Search
Full-Text Search
Search(JPN)
Latest Issue
A Fundamentals
Trans.Fundamentals.
JPN Edition(in Japanese)
B Communications
Trans.Commun.
JPN Edition(in Japanese)
C Electronics
Trans.Electron.
JPN Edition(in Japanese)
D Information & Systems
Trans.Inf.&Syst.
JPN Edition(in Japanese)
Abstracts of JPN Edition
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
-
Archive
Volume List
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
Transactions (1976-1990)
Volume List [JPN Edition]
A JPN Edition(in Japanese)
B JPN Edition(in Japanese)
C JPN Edition(in Japanese)
D JPN Edition(in Japanese)
-
Editorial Board
Editorial Board
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
Archive
Editorial Board[JPN Edition]
A JPN Edition(in Japanese)
B JPN Edition(in Japanese)
C JPN Edition(in Japanese)
D JPN Edition(in Japanese)
Archive
-
Open Access Papers
Trans. Commun. (Free)
Trans. Commun.
Trans. Commun.(JPN Edition)
Trans. Electron. (Free)
Trans. Electron.
Trans. Electron.(JPN Edition)
Trans. Inf.&Syst. (Free)
Trans. Inf.&Syst.
Trans. Inf.&Syst.(JPN Edition)
-
Link
Subscription
For Authors
Statistics:
Accepting ratio,review period etc.
IEICE Home Page
-
Others
Citation Index
Privacy Policy
Copyright & Permissions
Copyright (c) by IEICE
Takahiro IRITA
A 197mW 70ms-Latency Full-HD 12-Channel Video-Processing SoC in 16nm CMOS for In-Vehicle Information Systems
Seiji MOCHIZUKI
Katsushige MATSUBARA
Keisuke MATSUMOTO
Chi Lan Phuong NGUYEN
Tetsuya SHIBAYAMA
Kenichi IWATA
Katsuya MIZUMOTO
Takahiro IRITA
Hirotaka HARA
Toshihiro HATTORI
Publication:
Publication Date:
2017/12/01
Vol.
E100-A
No.
12
pp.
2878-2887
Type of Manuscript:
Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category:
Keyword:
video processing
,
automotive
,
low latency
,
memory-access-data compression
,
Summary
|
Full Text:PDF
A Hardware Accelerator for Java
TM
Platforms on a 130-nm Embedded Processor Core
Tetsuya YAMADA
Naohiko IRIE
Takanobu TSUNODA
Takahiro IRITA
Kenji KITAGAWA
Ryohei YOSHIDA
Keisuke TOYAMA
Motoaki SATOYAMA
Publication:
IEICE TRANSACTIONS on Electronics
Publication Date:
2007/02/01
Vol.
E90-C
No.
2
pp.
523-530
Type of Manuscript:
PAPER
Category:
Integrated Electronics
Keyword:
embedded processor
,
Java
,
accelerator
,
bytecode
,
Summary
|
Full Text:PDF
A Low-Power Embedded RISC Microprocessor with an Integrated DSP for Mobile Applications
Tetsuya YAMADA
Makoto ISHIKAWA
Yuji OGATA
Takanobu TSUNODA
Takahiro IRITA
Saneaki TAMAKI
Kunihiko NISHIYAMA
Tatsuya KAMEI
Ken TATEZAWA
Fumio ARAKAWA
Takuichiro NAKAZAWA
Toshihiro HATTORI
Kunio UCHIYAMA
Publication:
IEICE TRANSACTIONS on Electronics
Publication Date:
2002/02/01
Vol.
E85-C
No.
2
pp.
253-262
Type of Manuscript:
INVITED PAPER (Special Issue on High-Performance and Low-Power Microprocessors)
Category:
Keyword:
embedded processor
,
low power
,
RISC
,
DSP
,
MAC
,
Summary
|
Full Text:PDF