Tadanobu TOBA


Soft-Error-Tolerant Dual-Modular-Redundancy Architecture with Repair and Retry Scheme for Memory-Control Circuit on FPGA
Makoto SAEN Tadanobu TOBA Yusuke KANNO 
Publication:   
Publication Date: 2017/04/01
Vol. E100-C  No. 4  pp. 382-390
Type of Manuscript:  Special Section PAPER (Special Section on Solid-State Circuit Design — Architecture, Circuit, Device and Design Methodology)
Category: 
Keyword: 
FPGAsoft-error tolerancememory controllerconfiguration RAM
 Summary | Full Text:PDF