Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2013/09/01 Vol. E96-DNo. 9pp. 1980-1985 Type of Manuscript: Special Section PAPER (Special Section on Dependable Computing) Category: Keyword: clock skew, interconnect, process variation, signal delay,
An Efficient Decoupling Capacitance Budgeting Methodology by Using Power-Capacitance Ratio Susumu KOBAYASHINaoshi DOI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2009/04/01 Vol. E92-CNo. 4pp. 492-499 Type of Manuscript: Special Section PAPER (Special Section on Low-Leakage, Low-Voltage, Low-Power and High-Speed Technologies for System LSIs in Deep-Submicron Era) Category: Keyword: decoupling capacitance, power supply noise, power dissipation, layout design, simulation,
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1999/11/25 Vol. E82-ANo. 11pp. 2499-2504 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Keyword: VLSI CAD, scan-chain, layout design, design for testability,
