Sung Woo CHUNG


Solid-State Disk with Double Data Rate DRAM Interface for High-Performance PCs
Dong KIM Kwanhu BANG Seung-Hwan HA Chanik PARK Sung Woo CHUNG Eui-Young CHUNG 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2009/04/01
Vol. E92-D  No. 4  pp. 727-731
Type of Manuscript:  LETTER
Category: Computer Systems
Keyword: 
SSD (Solid-State Disk)NAND flashNorth BridgeDRAM interface
 Summary | Full Text:PDF

Adopting the Drowsy Technique for Instruction Caches: A Soft Error Perspective
Soong Hyun SHIN Sung Woo CHUNG Eui-Young CHUNG Chu Shik JHON 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2008/07/01
Vol. E91-A  No. 7  pp. 1772-1779
Type of Manuscript:  PAPER
Category: VLSI Design Technology and CAD
Keyword: 
instruction cachesoft errordrowsy techniquelow-power
 Summary | Full Text:PDF

Scenario-Aware Bus Functional Modeling for Architecture-Level Performance Analysis
Eui-Young CHUNG Hyuk-Jun LEE Sung Woo CHUNG 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2007/04/01
Vol. E90-A  No. 4  pp. 875-878
Type of Manuscript:  LETTER
Category: VLSI Design Technology and CAD
Keyword: 
bus functional modelbusstochasticperformanceinter-play
 Summary | Full Text:PDF

A Low-Power Branch Predictor for Embedded Processors
Sung Woo CHUNG Gi Ho PARK Sung Bae PARK 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2004/09/01
Vol. E87-D  No. 9  pp. 2253-2257
Type of Manuscript:  LETTER
Category: Computer Systems
Keyword: 
microarchitecturebranch predictorglobal predictorgsharelow-power design
 Summary | Full Text:PDF

A Low-Power Tournament Branch Predictor
Sung Woo CHUNG Gi Ho PARK Sung Bae PARK 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2004/07/01
Vol. E87-D  No. 7  pp. 1962-1964
Type of Manuscript:  LETTER
Category: Computer Systems
Keyword: 
microarchitecturetournament branch predictorlocal historyglobal historylow-power designmemory compiler
 Summary | Full Text:PDF

Utilization of the On-Chip L2 Cache Area in CC-NUMA Multiprocessors for Applications with a Small Working Set
Sung Woo CHUNG Hyong-Shik KIM Chu Shik JHON 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2004/07/01
Vol. E87-D  No. 7  pp. 1617-1624
Type of Manuscript:  Special Section PAPER (Special Section on Hardware/Software Support for High Performance Scientific and Engineering Computing)
Category: Networking and System Architectures
Keyword: 
CC-NUMA multiprocessorcache replacement policyon-chip cacheremote victim cachedistance-aware cacheinterconnection network
 Summary | Full Text:PDF