Stanislav G. SEDUKHIN


Blocked United Algorithm for the All-Pairs Shortest Paths Problem on Hybrid CPU-GPU Systems
Kazuya MATSUMOTO Naohito NAKASATO Stanislav G. SEDUKHIN 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2012/12/01
Vol. E95-D  No. 12  pp. 2759-2768
Type of Manuscript:  Special Section PAPER (Special Section on Parallel and Distributed Computing and Networking)
Category: Parallel and Distributed Computing
Keyword: 
all-pairs shortest paths problempath constructionFloyd-Warshall algorithmblocked algorithmhybrid CPU-GPU systems
 Summary | Full Text:PDF

3D-DCT Processor and Its FPGA Implementation
Yuki IKEGAKI Toshiaki MIYAZAKI Stanislav G. SEDUKHIN 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2011/07/01
Vol. E94-D  No. 7  pp. 1409-1418
Type of Manuscript:  PAPER
Category: Computer System
Keyword: 
3D-DCTarray processorsdata manipulationFPGA
 Summary | Full Text:PDF

Orbital Systolic Algorithms and Array Processors for Solution of the Algebraic Path Problem
Stanislav G. SEDUKHIN Toshiaki MIYAZAKI Kenichi KURODA 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2010/03/01
Vol. E93-D  No. 3  pp. 534-541
Type of Manuscript:  PAPER
Category: Computation and Computational Models
Keyword: 
algebraic path problemorbital systolic algorithmsarray processorsdata manipulation
 Summary | Full Text:PDF

A Solution of the All-Pairs Shortest Paths Problem on the Cell Broadband Engine Processor
Kazuya MATSUMOTO Stanislav G. SEDUKHIN 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2009/06/01
Vol. E92-D  No. 6  pp. 1225-1231
Type of Manuscript:  PAPER
Category: Computation and Computational Models
Keyword: 
all-pairs shortest paths problemFloyd-Warshall algorithmCell/B.E. processorperformance evaluation
 Summary | Full Text:PDF

Design of Optimal Array Processors for Two-Step Division-Free Gaussian Elimination
Shietung PENG Stanislav G. SEDUKHIN 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 1999/12/25
Vol. E82-D  No. 12  pp. 1503-1511
Type of Manuscript:  PAPER
Category: Algorithm and Computational Complexity
Keyword: 
linear systemparallel algorithmparallel architecturesystolic array processors
 Summary | Full Text:PDF