| Shu-Yu JIANG
|
|
|
A Fast-Lock DLL with Power-On Reset Circuit Kuo-Hsing CHENG Yu-Lung LO Shu-Yu JIANG | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2004/09/01
Vol. E87-A
No. 9
pp. 2210-2220
Type of Manuscript:
Special Section PAPER (Special Section on Nonlinear Theory and its Applications) Category: Keyword: DLL, PLL, POR, fast lock, multiphase outputs, | | Summary | Full Text:PDF | |
|
|