Shinya HONDA


A Novel Framework for Effective Preemptive Hardware Multitasking on FPGAs
Krzysztof JOZWIK Hiroyuki TOMIYAMA Shinya HONDA Hiroaki TAKADA 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2012/02/01
Vol. E95-D  No. 2  pp. 345-353
Type of Manuscript:  Special Section PAPER (Special Section on Reconfigurable Systems)
Category: Design Methodology
Keyword: 
dynamic partial reconfigurationhardware multitasking
 Summary | Full Text:PDF

Automatic Communication Synthesis with Hardware Sharing for Multi-Processor SoC Design
Yuki ANDO Seiya SHIBATA Shinya HONDA Hiroyuki TOMIYAMA Hiroaki TAKADA 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2010/12/01
Vol. E93-A  No. 12  pp. 2509-2516
Type of Manuscript:  Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: High-Level Synthesis and System-Level Design
Keyword: 
system-level designhardware sharingdesign space explorationMPSoC
 Summary | Full Text:PDF

Partitioning of Behavioral Descriptions with Exploiting Function-Level Parallelism
Yuko HARA Hiroyuki TOMIYAMA Shinya HONDA Hiroaki TAKADA 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2010/02/01
Vol. E93-A  No. 2  pp. 488-499
Type of Manuscript:  PAPER
Category: VLSI Design Technology and CAD
Keyword: 
behavioral synthesisfunction-level partitioninginteger programming problem
 Summary | Full Text:PDF

Function-Level Partitioning of Sequential Programs for Efficient Behavioral Synthesis
Yuko HARA Hiroyuki TOMIYAMA Shinya HONDA Hiroaki TAKADA Katsuya ISHII 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2007/12/01
Vol. E90-A  No. 12  pp. 2853-2862
Type of Manuscript:  PAPER
Category: VLSI Design Technology and CAD
Keyword: 
behavioral synthesisfunction-level partitioninginteger programming problem
 Summary | Full Text:PDF

Function Call Optimization for Efficient Behavioral Synthesis
Yuko HARA Hiroyuki TOMIYAMA Shinya HONDA Hiroaki TAKADA 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2007/09/01
Vol. E90-A  No. 9  pp. 2032-2036
Type of Manuscript:  LETTER
Category: VLSI Design Technology and CAD
Keyword: 
behavioral synthesisfunction callsinteger programming problem
 Summary | Full Text:PDF

An RTOS-Based Design and Validation Methodology for Embedded Systems
Hiroyuki TOMIYAMA Shin-ichiro CHIKADA Shinya HONDA Hiroaki TAKADA 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2005/09/01
Vol. E88-D  No. 9  pp. 2205-2208
Type of Manuscript:  LETTER
Category: System Programs
Keyword: 
RTOScosimulationembedded systems
 Summary | Full Text:PDF

RTOS-Centric Cosimulator for Embedded System Design
Shinya HONDA Takayuki WAKABAYASHI Hiroyuki TOMIYAMA Hiroaki TAKADA 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2004/12/01
Vol. E87-A  No. 12  pp. 3030-3035
Type of Manuscript:  Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: System Level Design
Keyword: 
RTOScosimulationembedded systems
 Summary | Full Text:PDF