Seunghwan LEE


Highly-Parallel Stereo Vision VLSI Processor Based on an Optimal Parallel Memory Access Scheme
Masanori HARIYAMA Seunghwan LEE Michitaka KAMEYAMA 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 2001/03/01
Vol. E84-C  No. 3  pp. 382-389
Type of Manuscript:  PAPER
Category: Integrated Electronics
Keyword: 
motion stereomemory allocationfunctional-unit allocation
 Summary | Full Text:PDF

An FPGA-Oriented Motion-Stereo Processor with a Simple Interconnection Network for Parallel Memory Access
Seunghwan LEE Masanori HARIYAMA Michitaka KAMEYAMA 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2000/12/25
Vol. E83-D  No. 12  pp. 2122-2130
Type of Manuscript:  PAPER
Category: Image Processing, Image Pattern Recognition
Keyword: 
motion stereoFPGA-based processormemory allocationfunctional unit allocation
 Summary | Full Text:PDF

A Three-Dimensional Instrumentation VLSI Processor Based on a Concurrent Memory-Access Scheme
Seunghwan LEE Masanori HARIYAMA Michitaka KAMEYAMA 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 1997/11/25
Vol. E80-C  No. 11  pp. 1491-1498
Type of Manuscript:  PAPER
Category: Integrated Electronics
Keyword: 
3-D instrumentationepipolar constraintblock matching algorithmspecial-purpose VLSI processormemory interleaving
 Summary | Full Text:PDF