| Satoshi TANAKA
|
|
|
Analysis on Multi-Stage LC Ladder Matching Circuits with Complex Terminated LC and CL Circuits Satoshi TANAKA | Publication:
Publication Date: 2021/11/01
Vol. E104-A
No. 11
pp. 1451-1460
Type of Manuscript:
Special Section PAPER (Special Section on Circuits and Systems) Category: Keyword: mobile phone, power amplifier, matching circuit, RF, LC, | | Summary | Full Text:PDF(3.4MB) | |
|
|
|
A Study on AM-AM/PM Characteristics of a Single-Stage HBT Power Amplifier Satoshi TANAKA | Publication:
Publication Date: 2021/02/01
Vol. E104-A
No. 2
pp. 484-491
Type of Manuscript:
Special Section PAPER (Special Section on Analog Circuit Techniques and Related Topics) Category: Keyword: AM-AM, AM-PM, power amplifier, HBT, linear, | | Summary | Full Text:PDF(2MB) | |
|
|
|
Progress of the Linear RF Power Amplifier for Mobile Phones Satoshi TANAKA | Publication:
Publication Date: 2018/02/01
Vol. E101-A
No. 2
pp. 385-395
Type of Manuscript:
INVITED PAPER (Special Section on Analog Circuit Techniques and Related Topics) Category: Keyword: mobile phone, power amplifier, linear, non-linear, LTE, | | Summary | Full Text:PDF(2.1MB) | |
|
|
|
Evolutional Trend of Mixed Analog and Digital RF Circuits Satoshi TANAKA | Publication: IEICE TRANSACTIONS on Electronics
Publication Date: 2009/06/01
Vol. E92-C
No. 6
pp. 757-768
Type of Manuscript:
INVITED PAPER (Special Section on Analog Circuits and Related SoC Integration Technologies) Category: Keyword: RF, analog, digital, transmitter, receiver, | | Summary | Full Text:PDF(1.2MB) | |
|
|
|
|
|
|
|
A 270-MHz CMOS Quadrature Modulator for a GSM Transmitter Taizo YAMAWAKI Satoshi TANAKA Hiroshi HAGISAWA | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2000/02/25
Vol. E83-A
No. 2
pp. 272-273
Type of Manuscript:
Special Section LETTER (Special Section on Analog Circuit Techniques and Related Topics) Category: Keyword: CMOS GSM transmitter QMOD, | | Summary | Full Text:PDF(324.3KB) | |
|
|
|
Half-Swing Clocking Scheme for 75% Power Saving in Clocking Circuitry Hirotsugu KOJIMA Satoshi TANAKA Katsuro SASAKI | Publication: IEICE TRANSACTIONS on Electronics
Publication Date: 1995/06/25
Vol. E78-C
No. 6
pp. 680-683
Type of Manuscript:
Special Section PAPER (Special Issue on the 1994 VLSI Circuits Symposium (Joint Issue with the IEEE Journal of Solid-State Circuits, Vol. 30, No. 4 April 1995)) Category: Keyword:
| | Summary | Full Text:PDF(340.3KB) | |
|
|
|
A Repeated Appearance of Period-1 Attractor in a Driven R-L-Diode Circuit: Experimental and Theoretical Bifurcation Analysis Satoshi TANAKA Jun NOGUCHI Shinichi HIGUCHI Takashi MATSUMOTO | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1991/06/25
Vol. E74-A
No. 6
pp. 1406-1413
Type of Manuscript:
Special Section PAPER (Special Issue on Nonlinear Theory and Its Applications) Category: Keyword:
| | Summary | Full Text:PDF(645KB) | |
|
|