Author List
Japanese Page
SITE TOP
Login
To browse Full-Text PDF.
>
Forgotten your password?
Menu
Search
Full-Text Search
Search(JPN)
Latest Issue
A Fundamentals
Trans.Fundamentals.
JPN Edition(in Japanese)
B Communications
Trans.Commun.
JPN Edition(in Japanese)
C Electronics
Trans.Electron.
JPN Edition(in Japanese)
D Information & Systems
Trans.Inf.&Syst.
JPN Edition(in Japanese)
Abstracts of JPN Edition
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
-
Archive
Volume List
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
Transactions (1976-1990)
Volume List [JPN Edition]
A JPN Edition(in Japanese)
B JPN Edition(in Japanese)
C JPN Edition(in Japanese)
D JPN Edition(in Japanese)
-
Editorial Board
Editorial Board
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
Archive
Editorial Board[JPN Edition]
A JPN Edition(in Japanese)
B JPN Edition(in Japanese)
C JPN Edition(in Japanese)
D JPN Edition(in Japanese)
Archive
-
Open Access Papers
Trans. Commun. (Free)
Trans. Commun.
Trans. Commun.(JPN Edition)
Trans. Electron. (Free)
Trans. Electron.
Trans. Electron.(JPN Edition)
Trans. Inf.&Syst. (Free)
Trans. Inf.&Syst.
Trans. Inf.&Syst.(JPN Edition)
-
Link
Subscription
For Authors
Statistics:
Accepting ratio,review period etc.
IEICE Home Page
-
Others
Citation Index
Privacy Policy
Copyright & Permissions
Copyright (c) by IEICE
Satoshi KAZAMA
Estimation of Current and Voltage Distributions by Scanning Coupling Probe
Satoshi KAZAMA
Shinichi SHINOHARA
Risaburo SATO
Publication:
IEICE TRANSACTIONS on Communications
Publication Date:
2000/03/25
Vol.
E83-B
No.
3
pp.
460-466
Type of Manuscript:
Special Section PAPER (Special Issue on Recent Progress in Electromagnetic Compatibility Technology)
Category:
EMC Measurement and Test
Keyword:
probe
,
current distribution
,
voltage distribution
,
coupling
,
estimation method
,
digital IC
,
microstrip line
,
Summary
|
Full Text:PDF
Design and Implementation of a Low-Power Multiple-Valued Current-Mode Integrated Circuit with Current-Source Control
Takahiro HANYU
Satoshi KAZAMA
Michitaka KAMEYAMA
Publication:
IEICE TRANSACTIONS on Electronics
Publication Date:
1997/07/25
Vol.
E80-C
No.
7
pp.
941-947
Type of Manuscript:
Special Section PAPER (Special Issue on New Concept Device and Novel Architecture LSIs)
Category:
Multiple-Valued Architectures
Keyword:
54-bit multiplier
,
signed-digit arithmetic
,
differential logic circuit
,
threshold detector
,
source-coupled pair
,
multi-phase clocking
,
Summary
|
Full Text:PDF