Satoru NAKAMURA


Self-Reconstruction of 3D Mesh Arrays with 1 1/2-Track Switches by Digital Neural Circuits
Itsuo TAKANAMI Satoru NAKAMURA Tadayoshi HORITA 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 1999/09/25
Vol. E82-C  No. 9  pp. 1678-1686
Type of Manuscript:  Special Section PAPER (Special Issue on Integrated Electronics and New System Paradigms)
Category: Configurable Computing and Fault Tolerance
Keyword: 
fault tolerancethree-dimensional mesh arrayself-reconstructionneural algorithmneural circuit
 Summary | Full Text:PDF