Author List
Japanese Page
SITE TOP
Login
To browse Full-Text PDF.
>
Forgotten your password?
Menu
Search
Full-Text Search
Search(JPN)
Latest Issue
A Fundamentals
Trans.Fundamentals.
JPN Edition(in Japanese)
B Communications
Trans.Commun.
JPN Edition(in Japanese)
C Electronics
Trans.Electron.
JPN Edition(in Japanese)
D Information & Systems
Trans.Inf.&Syst.
JPN Edition(in Japanese)
Abstracts of JPN Edition
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
-
Archive
Volume List
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
Transactions (1976-1990)
Volume List [JPN Edition]
A JPN Edition(in Japanese)
B JPN Edition(in Japanese)
C JPN Edition(in Japanese)
D JPN Edition(in Japanese)
-
Editorial Board
Editorial Board
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
Archive
Editorial Board[JPN Edition]
A JPN Edition(in Japanese)
B JPN Edition(in Japanese)
C JPN Edition(in Japanese)
D JPN Edition(in Japanese)
Archive
-
Open Access Papers
Trans. Commun. (Free)
Trans. Commun.
Trans. Commun.(JPN Edition)
Trans. Electron. (Free)
Trans. Electron.
Trans. Electron.(JPN Edition)
Trans. Inf.&Syst. (Free)
Trans. Inf.&Syst.
Trans. Inf.&Syst.(JPN Edition)
-
Link
Subscription
For Authors
Statistics:
Accepting ratio,review period etc.
IEICE Home Page
-
Others
Citation Index
Privacy Policy
Copyright & Permissions
Copyright (c) by IEICE
Saneaki TAMAKI
A 4500 MIPS/W, 86 µA Resume-Standby, 11 µA Ultra-Standby Application Processor for 3G Cellular Phones
Makoto ISHIKAWA
Tatsuya KAMEI
Yuki KONDO
Masanao YAMAOKA
Yasuhisa SHIMAZAKI
Motokazu OZAWA
Saneaki TAMAKI
Mikio FURUYAMA
Tadashi HOSHI
Fumio ARAKAWA
Osamu NISHII
Kenji HIROSE
Shinichi YOSHIOKA
Toshihiro HATTORI
Publication:
IEICE TRANSACTIONS on Electronics
Publication Date:
2005/04/01
Vol.
E88-C
No.
4
pp.
528-535
Type of Manuscript:
Special Section PAPER (Special Section on Low-Power LSI and Low-Power IP)
Category:
Digital
Keyword:
application processor
,
cellular phone
,
pipeline structure
,
resume-standby
,
low power
,
low leakage
,
Summary
|
Full Text:PDF
A Low-Power Embedded RISC Microprocessor with an Integrated DSP for Mobile Applications
Tetsuya YAMADA
Makoto ISHIKAWA
Yuji OGATA
Takanobu TSUNODA
Takahiro IRITA
Saneaki TAMAKI
Kunihiko NISHIYAMA
Tatsuya KAMEI
Ken TATEZAWA
Fumio ARAKAWA
Takuichiro NAKAZAWA
Toshihiro HATTORI
Kunio UCHIYAMA
Publication:
IEICE TRANSACTIONS on Electronics
Publication Date:
2002/02/01
Vol.
E85-C
No.
2
pp.
253-262
Type of Manuscript:
INVITED PAPER (Special Issue on High-Performance and Low-Power Microprocessors)
Category:
Keyword:
embedded processor
,
low power
,
RISC
,
DSP
,
MAC
,
Summary
|
Full Text:PDF
Multiple-Valued Code Assignment Algorithm for VLSI-Oriented Highly Parallel
k
-Ary Operation Circuits
Saneaki TAMAKI
Michitaka KAMEYAMA
Publication:
IEICE TRANSACTIONS on Electronics
Publication Date:
1993/07/25
Vol.
E76-C
No.
7
pp.
1112-1118
Type of Manuscript:
Special Section PAPER (Special Issue on New Architecture LSIs)
Category:
Multiple-Valued Architectures and Systems
Keyword:
multiple-valued coding
,
locally computable combinational circuits
,
k
-ary operations
,
partition theory
,
redundant coding
,
Summary
|
Full Text:PDF
Code Assignment Algorithm for Highly Parallel Multiple-Valued Combinational Circuits Based on Partition Theory
Saneaki TAMAKI
Michitaka KAMEYAMA
Tatsuo HIGUCHI
Publication:
IEICE TRANSACTIONS on Information and Systems
Publication Date:
1993/05/25
Vol.
E76-D
No.
5
pp.
548-554
Type of Manuscript:
Special Section PAPER (Special Issue on Multiple-Valued Logic)
Category:
Logic Design
Keyword:
multiple-valued coding
,
locally computable circuit
,
unary operation
,
partition theory
,
closed chain set
,
Summary
|
Full Text:PDF