IEICE Trans

Rui WU

A 0.37mm² Fully-Integrated Wide Dynamic Range Sub-GHz Receiver Front-End without Off-Chip Matching Components Yuncheng ZHANG Bangan LIU Teruki SOMEYA Rui WU Junjun QIU Atsushi SHIRANE Kenichi OKADA
Publication: Publication Date: 2022/07/01 Vol. E105-C No. 7 pp. 334-342 Type of Manuscript: Special Section PAPER (Special Section on Solid-State Circuit Design — Architecture, Circuit, Device and Design Methodology) Category: Keyword: receiver, area-efficient, impedance matching, dynamic range, mixer-first, low-power, wireless, Sub-GHz, IoT, 5G, CMOS,
	Summary \| Full Text:PDF

A Power-Efficient Pulse-VCO for Chip-Scale Atomic Clock Haosheng ZHANG Aravind THARAYIL NARAYANAN Hans HERDIAN Bangan LIU Rui WU Atsushi SHIRANE Kenichi OKADA
Publication: Publication Date: 2019/04/01 Vol. E102-C No. 4 pp. 276-286 Type of Manuscript: Special Section PAPER (Special Section on Solid-State Circuit Design — Architecture, Circuit, Device and Design Methodology) Category: Keyword: VCO, chip-scale atomic clock (CSAC), power efficiency, phase noise, tank loading, tail filter,
	Summary \| Full Text:PDF

A Low-Power Pulse-Shaped Duobinary ASK Modulator for IEEE 802.11ad Compliant 60GHz Transmitter in 65nm CMOS Bangan LIU Yun WANG Jian PANG Haosheng ZHANG Dongsheng YANG Aravind Tharayil NARAYANAN Dae Young LEE Sung Tae CHOI Rui WU Kenichi OKADA Akira MATSUZAWA
Publication: Publication Date: 2018/02/01 Vol. E101-C No. 2 pp. 126-134 Type of Manuscript: PAPER Category: Electronic Circuits Keyword: 60-GHz, 5G communication, spectrum mask compliant, duobinary, semi-digital FIR,
	Summary \| Full Text:PDF

A Fully-Synthesizable 10.06Gbps 16.1mW Injection-Locked CDR in 28nm FDSOI Aravind THARAYIL NARAYANAN Wei DENG Dongsheng YANG Rui WU Kenichi OKADA Akira MATSUZAWA
Publication: Publication Date: 2017/03/01 Vol. E100-C No. 3 pp. 259-267 Type of Manuscript: Special Section PAPER (Special Section on Low-Power and High-Speed Chips) Category: Keyword: fully-synthesizable, all-digital, clock data recovery, injection locking, phase-filtering,
	Summary \| Full Text:PDF

A 0.0055mm² 480µW Fully Synthesizable PLL Using Stochastic TDC in 28nm FDSOI Dongsheng YANG Tomohiro UENO Wei DENG Yuki TERASHIMA Kengo NAKATA Aravind Tharayil NARAYANAN Rui WU Kenichi OKADA Akira MATSUZAWA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2016/06/01 Vol. E99-C No. 6 pp. 632-640 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuits and Related SoC Integration Technologies) Category: Keyword: AD-PLL, synthesizable, stochastic TDC, standard cell, automatic place-and-route,
	Summary \| Full Text:PDF

A 60-GHz CMOS Transmitter with Gain-Enhanced On-Chip Antenna for Short-Range Wireless Interconnections Rui WU Wei DENG Shinji SATO Takuichi HIRANO Ning LI Takeshi INOUE Hitoshi SAKANE Kenichi OKADA Akira MATSUZAWA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2015/04/01 Vol. E98-C No. 4 pp. 304-314 Type of Manuscript: Special Section PAPER (Special Section on Solid-State Circuit Design---Architecture, Circuit, Device and Design Methodology) Category: Keyword: 60-GHz transmitter, CMOS, on-chip antenna, helium-3 ion irradiation, short-range, high-data-rate,
	Summary \| Full Text:PDF

A Variable-Supply-Voltage 60-GHz PA with Consideration of HCI Issues for TDD Operation Rui WU Yuuki TSUKUI Ryo MINAMI Kenichi OKADA Akira MATSUZAWA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2014/08/01 Vol. E97-C No. 8 pp. 803-812 Type of Manuscript: PAPER Category: Electronic Circuits Keyword: 60-GHz PA, HCI issues, CMOS, mixed analog-digital LDO, time division duplex,
	Summary \| Full Text:PDF