Piew Yoong CHEE


A 150 MS/s 10-bit CMOS Pipelined Subranging ADC with Time Constant Reduction Technique
Xian Ping FAN Pak Kwong CHAN Piew Yoong CHEE 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 2009/05/01
Vol. E92-C  No. 5  pp. 719-727
Type of Manuscript:  PAPER
Category: Electronic Circuits
Keyword: 
analog-to-digital converter (ADC)subranging ADCpipeline schemeCMOS integrated circuitswitched-capacitor circuitCMOS circuit
 Summary | Full Text:PDF(716.9KB)