A 0.72pJ/bit 400μm2 Physical Random Number Generator Utilizing SAR Technique for Secure Implementation on Sensor Nodes Takuji MIKINoriyuki MIURAMakoto NAGATA
Publication: Publication Date: 2019/07/01 Vol. E102-CNo. 7pp. 530-537 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuits and Their Application Technologies) Category: Keyword: hardware security, physical random number, random masking, SAR ADC,
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2014/06/01 Vol. E97-CNo. 6pp. 546-556 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuits and Related SoC Integration Technologies) Category: Keyword: substrate coupling, power delivery network, noise interference, wireless communication,
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2014/04/01 Vol. E97-CNo. 4pp. 272-279 Type of Manuscript: Special Section PAPER (Special Section on Solid-State Circuit Design,---,Architecture, Circuit, Device and Design Methodology) Category: Keyword: information leakage, side-channel attack, correlation power analysis, advance encryption standard,
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2012/04/01 Vol. E95-CNo. 4pp. 668-676 Type of Manuscript: Special Section PAPER (Special Section on Solid-State Circuit Design – Architecture, Circuit, Device and Design Methodology) Category: Keyword: inductive coupling, inductive power transfer, wafer-level testing,
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2007/04/01 Vol. E90-CNo. 4pp. 829-835 Type of Manuscript: Special Section PAPER (Special Section on Low-Power, High-Speed LSIs and Related Technologies) Category: Analog and Communications Keyword: low power, daisy chain, inductive coupling, wide bandwidth,
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2006/03/01 Vol. E89-CNo. 3pp. 320-326 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design Technology in the Sub-100 nm Era) Category: Interface and Interconnect Techniques Keyword: inductive coupling, wireless superconnect, 3D-stacked chips, low power, high bandwidth,
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2003/03/01 Vol. E86-CNo. 3pp. 453-458 Type of Manuscript: Special Section PAPER (Special Issue on the 2002 IEEE International Conference on Simulation of Semiconductor Processes and Devices (SISPAD'02)) Category: Keyword: RSCE, simple model, dopant pile-up, threshold voltage,
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2000/08/25 Vol. E83-CNo. 8pp. 1288-1294 Type of Manuscript: Special Section PAPER (Special Issue on 1999 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD'99)) Category: Simulation Methodology and Environment Keyword: fully-depleted SOI, floating-body effect, parasitic channel leakage, systematic yield, process optimization,