IEICE Trans

Naofumi TAKAGI

Algorithms for Evaluating the Matrix Polynomial I+A+A²+…+A^N-1 with Reduced Number of Matrix Multiplications Kotaro MATSUMOTO Kazuyoshi TAKAGI Naofumi TAKAGI
Publication: Publication Date: 2018/02/01 Vol. E101-A No. 2 pp. 467-471 Type of Manuscript: PAPER Category: Algorithms and Data Structures Keyword: evaluation of matrix polynomial, matrix multiplication,
	Summary \| Full Text:PDF

Floating-Point Multiplier with Concurrent Error Detection Capability by Partial Duplication Nobutaka KITO Kazushi AKIMOTO Naofumi TAKAGI
Publication: Publication Date: 2017/03/01 Vol. E100-D No. 3 pp. 531-536 Type of Manuscript: PAPER Category: Dependable Computing Keyword: concurrent error detection, floating-point multiplier, duplication, truncated multiplier,
	Summary \| Full Text:PDF

High-Throughput Rapid Single-Flux-Quantum Circuit Implementations for Exponential and Logarithm Computation Using the Radix-2 Signed-Digit Representation Masamitsu TANAKA Kazuyoshi TAKAGI Naofumi TAKAGI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2016/06/01 Vol. E99-C No. 6 pp. 703-709 Type of Manuscript: Special Section PAPER (Special Section on Cutting-Edge Technologies of Superconducting Electronics) Category: Keyword: digital arithmetic, digit-serial processing, hardware algorithm, rapid single-flux-quantum logic, signed-digit representation, systolic array,
	Summary \| Full Text:PDF

RSFQ 4-bit Bit-Slice Integer Multiplier Guang-Ming TANG Kazuyoshi TAKAGI Naofumi TAKAGI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2016/06/01 Vol. E99-C No. 6 pp. 697-702 Type of Manuscript: Special Section PAPER (Special Section on Cutting-Edge Technologies of Superconducting Electronics) Category: Keyword: multiplier, single-flux-quantum (SFQ), microprocessor, superconducting integrated circuits,
	Summary \| Full Text:PDF

A Verification Method for Single-Flux-Quantum Circuits Using Delay-Based Time Frame Model Takahiro KAWAGUCHI Kazuyoshi TAKAGI Naofumi TAKAGI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2015/12/01 Vol. E98-A No. 12 pp. 2556-2564 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Logic Synthesis, Test and Verification Keyword: single-flux-quantum circuit, static timing analysis, formal verification,
	Summary \| Full Text:PDF

Nested Loop Parallelization Using Polyhedral Optimization in High-Level Synthesis Akihiro SUDA Hideki TAKASE Kazuyoshi TAKAGI Naofumi TAKAGI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2014/12/01 Vol. E97-A No. 12 pp. 2498-2506 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: High-Level Synthesis and System-Level Design Keyword: high-level synthesis, array partitioning, buffer management, Polyhedral Optimization,
	Summary \| Full Text:PDF

Large-Scale Integrated Circuit Design Based on a Nb Nine-Layer Structure for Reconfigurable Data-Path Processors Akira FUJIMAKI Masamitsu TANAKA Ryo KASAGI Katsumi TAKAGI Masakazu OKADA Yuhi HAYAKAWA Kensuke TAKATA Hiroyuki AKAIKE Nobuyuki YOSHIKAWA Shuichi NAGASAWA Kazuyoshi TAKAGI Naofumi TAKAGI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2014/03/01 Vol. E97-C No. 3 pp. 157-165 Type of Manuscript: INVITED PAPER (Special Section on Leading-Edge Technology of Superconductor Large-Scale Integrated Circuits) Category: Keyword: advanced process, cell-based design technique, high-end computing, large-scale integration, rapid single-flux-quantum circuits,
	Summary \| Full Text:PDF

Design and High-Speed Demonstration of Single-Flux-Quantum Bit-Serial Floating-Point Multipliers Using a 10kA/cm² Nb Process Xizhu PENG Yuki YAMANASHI Nobuyuki YOSHIKAWA Akira FUJIMAKI Naofumi TAKAGI Kazuyoshi TAKAGI Mutsuo HIDAKA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2014/03/01 Vol. E97-C No. 3 pp. 188-193 Type of Manuscript: Special Section PAPER (Special Section on Leading-Edge Technology of Superconductor Large-Scale Integrated Circuits) Category: Keyword: floating point unit, multiplier, LSRDP, SFQ circuit, superconductive integrated circuit,
	Summary \| Full Text:PDF

Nb 9-Layer Fabrication Process for Superconducting Large-Scale SFQ Circuits and Its Process Evaluation Shuichi NAGASAWA Kenji HINODE Tetsuro SATOH Mutsuo HIDAKA Hiroyuki AKAIKE Akira FUJIMAKI Nobuyuki YOSHIKAWA Kazuyoshi TAKAGI Naofumi TAKAGI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2014/03/01 Vol. E97-C No. 3 pp. 132-140 Type of Manuscript: INVITED PAPER (Special Section on Leading-Edge Technology of Superconductor Large-Scale Integrated Circuits) Category: Keyword: superconducting fabrication technology, Nb/AlOx/Nb Josephson junction, single flux quantum, planarization, shift register,
	Summary \| Full Text:PDF

Circuit Description and Design Flow of Superconducting SFQ Logic Circuits Kazuyoshi TAKAGI Nobutaka KITO Naofumi TAKAGI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2014/03/01 Vol. E97-C No. 3 pp. 149-156 Type of Manuscript: INVITED PAPER (Special Section on Leading-Edge Technology of Superconductor Large-Scale Integrated Circuits) Category: Keyword: single-flux-quantum circuit, design methodology, circuit description, logic design, layout design, design verification,
	Summary \| Full Text:PDF

A Reconfigurable Data-Path Accelerator Based on Single Flux Quantum Circuits Hiroshi KATAOKA Hiroaki HONDA Farhad MEHDIPOUR Nobuyuki YOSHIKAWA Akira FUJIMAKI Hiroyuki AKAIKE Naofumi TAKAGI Kazuaki MURAKAMI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2014/03/01 Vol. E97-C No. 3 pp. 141-148 Type of Manuscript: INVITED PAPER (Special Section on Leading-Edge Technology of Superconductor Large-Scale Integrated Circuits) Category: Keyword: single flux quantum, reconfigurable data-path, accelerator,
	Summary \| Full Text:PDF

Low-Overhead Fault-Secure Parallel Prefix Adder by Carry-Bit Duplication Nobutaka KITO Naofumi TAKAGI
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2013/09/01 Vol. E96-D No. 9 pp. 1962-1970 Type of Manuscript: Special Section PAPER (Special Section on Dependable Computing) Category: Keyword: parity prediction, parallel prefix adder, fault secure, carry-bit duplication,
	Summary \| Full Text:PDF

A VLSI Architecture with Multiple Fast Store-Based Block Parallel Processing for Output Probability and Likelihood Score Computations in HMM-Based Isolated Word Recognition Kazuhiro NAKAMURA Ryo SHIMAZAKI Masatoshi YAMAMOTO Kazuyoshi TAKAGI Naofumi TAKAGI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2012/04/01 Vol. E95-C No. 4 pp. 456-467 Type of Manuscript: Special Section PAPER (Special Section on Solid-State Circuit Design – Architecture, Circuit, Device and Design Methodology) Category: Keyword: speech recognition, hidden Markov model (HMM), VLSI architecture, isolated word recognition,
	Summary \| Full Text:PDF

A C-Testable Multiple-Block Carry Select Adder Nobutaka KITO Shinichi FUJII Naofumi TAKAGI
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2012/04/01 Vol. E95-D No. 4 pp. 1084-1092 Type of Manuscript: PAPER Category: Dependable Computing Keyword: carry select adder, design for testability, C-testability,
	Summary \| Full Text:PDF

Layout-Driven Skewed Clock Tree Synthesis for Superconducting SFQ Circuits Kazuyoshi TAKAGI Yuki ITO Shota TAKESHIMA Masamitsu TANAKA Naofumi TAKAGI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2011/03/01 Vol. E94-C No. 3 pp. 288-295 Type of Manuscript: Special Section PAPER (Special Section on Superconducting Signal Processing Technologies) Category: Keyword: single-flux-quantum circuit, design methodology, clock tree synthesis, clock skew,
	Summary \| Full Text:PDF

A C-Testable 4-2 Adder Tree for an Easily Testable High-Speed Multiplier Nobutaka KITO Kensuke HANAI Naofumi TAKAGI
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2010/10/01 Vol. E93-D No. 10 pp. 2783-2791 Type of Manuscript: PAPER Category: Information Network Keyword: multiplier, design for testability, 4-2 adder tree, C-testability,
	Summary \| Full Text:PDF

Automated Passive-Transmission-Line Routing Tool for Single-Flux-Quantum Circuits Based on A* Algorithm Masamitsu TANAKA Koji OBATA Yuki ITO Shota TAKESHIMA Motoki SATO Kazuyoshi TAKAGI Naofumi TAKAGI Hiroyuki AKAIKE Akira FUJIMAKI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2010/04/01 Vol. E93-C No. 4 pp. 435-439 Type of Manuscript: Special Section PAPER (Special Section on Frontiers of Superconductive Electronics) Category: Digital Applications Keyword: single-flux-quantum circuit, computer-aided design, wire router, passive transmission line,
	Summary \| Full Text:PDF

Comparisons of Synchronous-Clocking SFQ Adders Naofumi TAKAGI Masamitsu TANAKA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2010/04/01 Vol. E93-C No. 4 pp. 429-434 Type of Manuscript: INVITED PAPER (Special Section on Frontiers of Superconductive Electronics) Category: Keyword: single-flux-quantum (SFQ) circuit, adder, hardware algorithm,
	Summary \| Full Text:PDF

100 GHz Demonstrations Based on the Single-Flux-Quantum Cell Library for the 10 kA/cm² Nb Multi-Layer Process Yuki YAMANASHI Toshiki KAINUMA Nobuyuki YOSHIKAWA Irina KATAEVA Hiroyuki AKAIKE Akira FUJIMAKI Masamitsu TANAKA Naofumi TAKAGI Shuichi NAGASAWA Mutsuo HIDAKA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2010/04/01 Vol. E93-C No. 4 pp. 440-444 Type of Manuscript: Special Section PAPER (Special Section on Frontiers of Superconductive Electronics) Category: Digital Applications Keyword: single flux quantum circuit, Josephson junction, cell library, adder,
	Summary \| Full Text:PDF

A VLSI Architecture for Output Probability Computations of HMM-Based Recognition Systems with Store-Based Block Parallel Processing Kazuhiro NAKAMURA Masatoshi YAMAMOTO Kazuyoshi TAKAGI Naofumi TAKAGI
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2010/02/01 Vol. E93-D No. 2 pp. 300-305 Type of Manuscript: PAPER Category: VLSI Systems Keyword: speech recognition, hidden Markov model (HMM), VLSI architecture,
	Summary \| Full Text:PDF

A Clock Scheduling Algorithm for High-Throughput RSFQ Digital Circuits Koji OBATA Kazuyoshi TAKAGI Naofumi TAKAGI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2008/12/01 Vol. E91-A No. 12 pp. 3772-3782 Type of Manuscript: PAPER Category: VLSI Design Technology and CAD Keyword: clock scheduling, clock skew, micropipeline, RSFQ,
	Summary \| Full Text:PDF

Proposal of a Desk-Side Supercomputer with Reconfigurable Data-Paths Using Rapid Single-Flux-Quantum Circuits Naofumi TAKAGI Kazuaki MURAKAMI Akira FUJIMAKI Nobuyuki YOSHIKAWA Koji INOUE Hiroaki HONDA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2008/03/01 Vol. E91-C No. 3 pp. 350-355 Type of Manuscript: INVITED PAPER (Special Section on Recent Progress in Superconductive Digital Electronics) Category: Keyword: superconductor, rapid single-flux-quantum circuit, reconfigurable data-path, high-performance computing, supercomputer,
	Summary \| Full Text:PDF

A Method of Sequential Circuit Synthesis Using One-Hot Encoding for Single-Flux-Quantum Digital Circuits Koji OBATA Kazuyoshi TAKAGI Naofumi TAKAGI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2007/12/01 Vol. E90-C No. 12 pp. 2278-2284 Type of Manuscript: PAPER Category: Superconducting Electronics Keyword: sequential circuit synthesis, one-hot encoding, single-flux-quantum (SFQ),
	Summary \| Full Text:PDF

Logic Synthesis Method for Dual-Rail RSFQ Digital Circuits Using Root-Shared Binary Decision Diagrams Koji OBATA Kazuyoshi TAKAGI Naofumi TAKAGI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2007/01/01 Vol. E90-A No. 1 pp. 257-266 Type of Manuscript: PAPER Category: VLSI Design Technology and CAD Keyword: logic synthesis, dual-rail, RSFQ, binary decision diagrams (BDDs),
	Summary \| Full Text:PDF

A Hardware Algorithm for Integer Division Using the SD2 Representation Naofumi TAKAGI Shunsuke KADOWAKI Kazuyoshi TAKAGI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2006/10/01 Vol. E89-A No. 10 pp. 2874-2881 Type of Manuscript: PAPER Category: VLSI Design Technology and CAD Keyword: computer arithmetic, division, integer division, hardware algorithm, signed-digit representation, VLSI,
	Summary \| Full Text:PDF

Hardware Algorithm for Computing Reciprocal of Euclidean Norm of a 3-D Vector Fumio KUMAZAWA Naofumi TAKAGI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2006/06/01 Vol. E89-A No. 6 pp. 1799-1806 Type of Manuscript: PAPER Category: VLSI Design Technology and CAD Keyword: computer arithmetic, hardware algorithm, reciprocal of the Euclidean norm, digit-recurrence, computer graphics,
	Summary \| Full Text:PDF

A Hardware Algorithm for Modular Multiplication/Division Based on the Extended Euclidean Algorithm Marcelo E. KAIHARA Naofumi TAKAGI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2005/12/01 Vol. E88-A No. 12 pp. 3610-3617 Type of Manuscript: PAPER Category: VLSI Design Technology and CAD Keyword: modular arithmetic, modular multiplication, modular division, Montgomery multiplication, extended Euclidean algorithm, hardware algorithm,
	Summary \| Full Text:PDF

Digit-Recurrence Algorithm for Computing Reciprocal Square-Root Naofumi TAKAGI Daisuke MATSUOKA Kazuyoshi TAKAGI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2003/01/01 Vol. E86-A No. 1 pp. 221-228 Type of Manuscript: PAPER Category: VLSI Design Technology and CAD Keyword: computer arithmetic, reciprocal square-root, hardware algorithm, digit-recurrence, computer graphics,
	Summary \| Full Text:PDF

A VLSI Algorithm for Division in GF(2^m) Based on Extended Binary GCD Algorithm Yasuaki WATANABE Naofumi TAKAGI Kazuyoshi TAKAGI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2002/05/01 Vol. E85-A No. 5 pp. 994-999 Type of Manuscript: Special Section PAPER (Special Section on Discrete Mathematics and Its Applications) Category: Keyword: finite field arithmetic, division in finite field, hardware algorithm, VLSI algorithm,
	Summary \| Full Text:PDF

A Digit-Recurrence Algorithm for Cube Rooting Naofumi TAKAGI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2001/05/01 Vol. E84-A No. 5 pp. 1309-1314 Type of Manuscript: PAPER Category: VLSI Design Technology and CAD Keyword: computer arithmetic, cube rooting, hardware algorithm, digit-recurrence algorithm, VLSI,
	Summary \| Full Text:PDF

Minimum Cut Linear Arrangement of p-q Dags for VLSI Layout of Adder Trees Kazuyoshi TAKAGI Naofumi TAKAGI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1999/05/25 Vol. E82-A No. 5 pp. 767-774 Type of Manuscript: Special Section PAPER (Special Section on Discrete Mathematics and Its Applications) Category: Keyword: graph algorithm, minimum cut linear arrangement, VLSI layout, adder tree, multiplier,
	Summary \| Full Text:PDF

A VLSI Algorithm for Modular Division Based on the Binary GCD Algorithm Naofumi TAKAGI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1998/05/25 Vol. E81-A No. 5 pp. 724-728 Type of Manuscript: Special Section PAPER (Special Section on Discrete Mathematics and Its Applications) Category: Keyword: modular arithmetic, modular division, GCD, hardware algorithm, redundant representation,
	Summary \| Full Text:PDF

A Hardware Algorithm for Modular Division Based on the Extended Euclidean Algorithm Naofumi TAKAGI
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 1996/11/25 Vol. E79-D No. 11 pp. 1518-1522 Type of Manuscript: PAPER Category: Computer Hardware and Design Keyword: Euclidean algorithm, hardware algorithm, modular arithmetic, modular division, redundant representation,
	Summary \| Full Text:PDF

A Multiple-Precision Modular Multiplication Algorithm with Triangle Additions Naofumi TAKAGI
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 1995/10/25 Vol. E78-D No. 10 pp. 1313-1315 Type of Manuscript: LETTER Category: Algorithm and Computational Complexity Keyword: algorithm, card computer, modular arithmetic, public-key cryptograph,
	Summary \| Full Text:PDF

A Modular Inversion Hardware Algorithm with a Redundant Binary Representation Naofumi TAKAGI
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 1993/08/25 Vol. E76-D No. 8 pp. 863-869 Type of Manuscript: PAPER Category: Computer Hardware and Design Keyword: computer arithmetic, computer cryptograph, greatest common divisor (GCD), hardware algorithm, modular arithmetic,
	Summary \| Full Text:PDF