IEICE Trans

Naofumi HOMMA

An Algebraic Approach to Verifying Galois-Field Arithmetic Circuits with Multiple-Valued Characteristics Akira ITO Rei UENO Naofumi HOMMA
Publication: Publication Date: 2021/08/01 Vol. E104-D No. 8 pp. 1083-1091 Type of Manuscript: Special Section PAPER (Special Section on Multiple-Valued Logic and VLSI Computing) Category: Logic Design Keyword: decision diagrams, formal verification, Galois-field arithmetic circuits, multiple-valued logic,
	Summary \| Full Text:PDF

Introduction to Electromagnetic Information Security Yu-ichi HAYASHI Naofumi HOMMA
Publication: Publication Date: 2019/01/01 Vol. E102-B No. 1 pp. 40-50 Type of Manuscript: INVITED SURVEY PAPER Category: Fundamental Theories for Communications Keyword: EM information security, TEMPEST, side-channel attacks, fault analysis, hardware Trojan horse, electromagnetic compatibility,
	Summary \| Full Text:PDF

Automatic Generation System for Multiple-Valued Galois-Field Parallel Multipliers Rei UENO Naofumi HOMMA Takafumi AOKI
Publication: Publication Date: 2017/08/01 Vol. E100-D No. 8 pp. 1603-1610 Type of Manuscript: Special Section PAPER (Special Section on Multiple-Valued Logic and VLSI Computing) Category: VLSI Architecture Keyword: GF arithmetic circuits, formal design, parallel multipliers, automatic generation, multiple-valued logic,
	Summary \| Full Text:PDF

Hierarchical Formal Verification Combining Algebraic Transformation with PPRM Expansion and Its Application to Masked Cryptographic Processors Rei UENO Naofumi HOMMA Takafumi AOKI Sumio MORIOKA
Publication: Publication Date: 2017/07/01 Vol. E100-A No. 7 pp. 1396-1408 Type of Manuscript: Special Section PAPER (Special Section on Design Methodologies for System on a Chip) Category: Keyword: design methodology for security hardware, formal design, cryptographic processors, Galois field, arithmetic circuits,
	Summary \| Full Text:PDF

Power Analysis on Unrolled Architecture with Points-of-Interest Search and Its Application to PRINCE Block Cipher Ville YLI-MÄYRY Naofumi HOMMA Takafumi AOKI
Publication: Publication Date: 2017/01/01 Vol. E100-A No. 1 pp. 149-157 Type of Manuscript: Special Section PAPER (Special Section on Cryptography and Information Security) Category: Keyword: low latency ciphers, cryptographic hardware, side-channel attacks, unrolled architectures, power analysis,
	Summary \| Full Text:PDF

Electromagnetic Analysis against Public-Key Cryptographic Software on Embedded OS Hajime UNO Sho ENDO Naofumi HOMMA Yu-ichi HAYASHI Takafumi AOKI
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2015/07/01 Vol. E98-B No. 7 pp. 1242-1249 Type of Manuscript: Special Section PAPER (Special Section on Electromagnetic Compatibility Technology in Conjunction with Main Topics of EMC'14/Tokyo) Category: Keyword: EM information security, side-channel attack, embedded OS, electromagnetic analysis, RSA software, chosen-message simple electromagnetic analysis,
	Summary \| Full Text:PDF

An Adaptive Multiple-Fault Injection Attack on Microcontrollers and a Countermeasure Sho ENDO Naofumi HOMMA Yu-ichi HAYASHI Junko TAKAHASHI Hitoshi FUJI Takafumi AOKI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2015/01/01 Vol. E98-A No. 1 pp. 171-181 Type of Manuscript: Special Section PAPER (Special Section on Cryptography and Information Security) Category: Foundation Keyword: embedded microcontrollers, cryptographic software, fault injection attacks,
	Summary \| Full Text:PDF

Efficient DFA on SPN-Based Block Ciphers and Its Application to the LED Block Cipher Rei UENO Naofumi HOMMA Takafumi AOKI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2015/01/01 Vol. E98-A No. 1 pp. 182-191 Type of Manuscript: Special Section PAPER (Special Section on Cryptography and Information Security) Category: Foundation Keyword: differential fault analysis, fault injection attack, substitution-permutation network, LED block cipher, lightweight cryptography,
	Summary \| Full Text:PDF

Formal Design of Arithmetic Circuits over Galois Fields Based on Normal Basis Representations Kotaro OKAMOTO Naofumi HOMMA Takafumi AOKI
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2014/09/01 Vol. E97-D No. 9 pp. 2270-2277 Type of Manuscript: Special Section PAPER (Special Section on Multiple-Valued Logic and VLSI Computing) Category: VLSI Architecture Keyword: arithmetic circuits, formal verification, normal basis, computer algebra,
	Summary \| Full Text:PDF

Power Noise Measurements of Cryptographic VLSI Circuits Regarding Side-Channel Information Leakage Daisuke FUJIMOTO Noriyuki MIURA Makoto NAGATA Yuichi HAYASHI Naofumi HOMMA Takafumi AOKI Yohei HORI Toshihiro KATASHITA Kazuo SAKIYAMA Thanh-Ha LE Julien BRINGER Pirouz BAZARGAN-SABET Shivam BHASIN Jean-Luc DANGER
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2014/04/01 Vol. E97-C No. 4 pp. 272-279 Type of Manuscript: Special Section PAPER (Special Section on Solid-State Circuit Design,---,Architecture, Circuit, Device and Design Methodology) Category: Keyword: information leakage, side-channel attack, correlation power analysis, advance encryption standard,
	Summary \| Full Text:PDF

Chosen-IV Correlation Power Analysis on KCipher-2 Hardware and a Masking-Based Countermeasure Takafumi HIBIKI Naofumi HOMMA Yuto NAKANO Kazuhide FUKUSHIMA Shinsaku KIYOMOTO Yutaka MIYAKE Takafumi AOKI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2014/01/01 Vol. E97-A No. 1 pp. 157-166 Type of Manuscript: Special Section PAPER (Special Section on Cryptography and Information Security) Category: Symmetric Key Based Cryptography Keyword: side-channel attacks, KCipher-2, correlation power analysis, random masking,
	Summary \| Full Text:PDF

Evaluation of Information Leakage from Cryptographic Hardware via Common-Mode Current Yu-ichi HAYASHI Naofumi HOMMA Takaaki MIZUKI Takeshi SUGAWARA Yoshiki KAYANO Takafumi AOKI Shigeki MINEGISHI Akashi SATOH Hideaki SONE Hiroshi INOUE
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2012/06/01 Vol. E95-C No. 6 pp. 1089-1097 Type of Manuscript: PAPER Category: Electronic Components Keyword: information security, electromagnetic information leakage, cryptographic modules, side-channel attacks, common-mode currents,
	Summary \| Full Text:PDF

A Configurable On-Chip Glitchy-Clock Generator for Fault Injection Experiments Sho ENDO Takeshi SUGAWARA Naofumi HOMMA Takafumi AOKI Akashi SATOH
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2012/01/01 Vol. E95-A No. 1 pp. 263-266 Type of Manuscript: Special Section LETTER (Special Section on Cryptography and Information Security) Category: Keyword: faulty injection attacks, clock glitch, RSA, safe-error attack,
	Summary \| Full Text:PDF

High-Performance Architecture for Concurrent Error Detection for AES Processors Takeshi SUGAWARA Naofumi HOMMA Takafumi AOKI Akashi SATOH
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2011/10/01 Vol. E94-A No. 10 pp. 1971-1980 Type of Manuscript: PAPER Category: Cryptography and Information Security Keyword: dependable architectures, fault injection attacks, tamper resistance, error detection,
	Summary \| Full Text:PDF

Multiple-Valued Constant-Power Adder and Its Application to Cryptographic Processor Naofumi HOMMA Yuichi BABA Atsushi MIYAMOTO Takafumi AOKI
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2010/08/01 Vol. E93-D No. 8 pp. 2117-2125 Type of Manuscript: Special Section PAPER (Special Section on Multiple-Valued Logic and VLSI Computing) Category: Application of Multiple-Valued VLSI Keyword: cryptographic processors, side-channel attacks, arithmetic circuits, multiple-valued logic, RSA cryptosystem,
	Summary \| Full Text:PDF

Arithmetic Circuit Verification Based on Symbolic Computer Algebra Yuki WATANABE Naofumi HOMMA Takafumi AOKI Tatsuo HIGUCHI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2008/10/01 Vol. E91-A No. 10 pp. 3038-3046 Type of Manuscript: PAPER Category: VLSI Design Technology and CAD Keyword: datapath, arithmetic circuits, formal verification, computer algebra,
	Summary \| Full Text:PDF

A High-Resolution Phase-Based Waveform Matching and Its Application to Side-Channel Attacks Naofumi HOMMA Sei NAGASHIMA Takeshi SUGAWARA Takafumi AOKI Akashi SATOH
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2008/01/01 Vol. E91-A No. 1 pp. 193-202 Type of Manuscript: Special Section PAPER (Special Section on Cryptography and Information Security) Category: Side Channel Attacks Keyword: side-channel attacks, DPA, DEMA, cryptographic module, waveform matching, phase-only correlation,
	Summary \| Full Text:PDF

Formal Design of Arithmetic Circuits Based on Arithmetic Description Language Naofumi HOMMA Yuki WATANABE Takafumi AOKI Tatsuo HIGUCHI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2006/12/01 Vol. E89-A No. 12 pp. 3500-3509 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Circuit Synthesis Keyword: datapaths, formal design, arithmetic circuits, hardware algorithms, hardware description language, module generator,
	Summary \| Full Text:PDF

Systematic Interpretation of Redundant Arithmetic Adders in Binary and Multiple-Valued Logic Naofumi HOMMA Takafumi AOKI Tatsuo HIGUCHI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2006/11/01 Vol. E89-C No. 11 pp. 1645-1654 Type of Manuscript: Special Section PAPER (Special Section on Novel Device Architectures and System Integration Technologies) Category: Keyword: datapaths, arithmetic circuits, addition algorithms, number systems, multiple-valued logic,
	Summary \| Full Text:PDF

Counter Tree Diagrams: A Unified Framework for Analyzing Fast Addition Algorithms Jun SAKIYAMA Naofumi HOMMA Takafumi AOKI Tatsuo HIGUCHI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2003/12/01 Vol. E86-A No. 12 pp. 3009-3019 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: IP Design Keyword: computer arithmetic algorithms, parallel counters, multipliers, datapath, VLSI, circuit synthesis,
	Summary \| Full Text:PDF

Parallel Evolutionary Design of Constant-Coefficient Multipliers Dingjun CHEN Takafumi AOKI Naofumi HOMMA Tatsuo HIGUCHI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2002/02/01 Vol. E85-A No. 2 pp. 508-512 Type of Manuscript: LETTER Category: VLSI Design Technology and CAD Keyword: evolutionary graph generation, multiplier, PC clusters, canonical signed-digit (CSD) number representation,
	Summary \| Full Text:PDF

Evolutionary Synthesis of Fast Constant-Coefficient Multipliers Naofumi HOMMA Takafumi AOKI Tatsuo HIGUCHI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2000/09/25 Vol. E83-A No. 9 pp. 1767-1777 Type of Manuscript: PAPER Category: Nonlinear Problems Keyword: circuit design, computer arithmetic, arithmetic circuits, evolvable hardware, evolutionary computation,
	Summary \| Full Text:PDF

Evolutionary Design of Arithmetic Circuits Takafumi AOKI Naofumi HOMMA Tatsuo HIGUCHI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1999/05/25 Vol. E82-A No. 5 pp. 798-806 Type of Manuscript: Special Section PAPER (Special Section on Discrete Mathematics and Its Applications) Category: Keyword: circuit design, computer arithmetic, arithmetic circuits, evolvable hardware, evolutionary computation,
	Summary \| Full Text:PDF