Myeong-Hoon OH


Asynchronous Circuit Designs on an FPGA for Targeting a Power/Energy Efficient SoC
Jeong-Gun LEE Myeong-Hoon OH 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 2014/04/01
Vol. E97-C  No. 4  pp. 253-263
Type of Manuscript:  Special Section PAPER (Special Section on Solid-State Circuit Design,---,Architecture, Circuit, Device and Design Methodology)
Category: 
Keyword: 
asynchronous circuitFPGA deviceMIPS processorlow power
 Summary | Full Text:PDF

Low Static Powered Asynchronous Data Transfer for GALS System
Myeong-Hoon OH Seongwoon KIM 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2008/04/01
Vol. E91-D  No. 4  pp. 1189-1192
Type of Manuscript:  LETTER
Category: VLSI Systems
Keyword: 
GALSasynchronous logichandshake protocolcurrent-mode multiple valued logic
 Summary | Full Text:PDF

Low Delay-Power Product Current-Mode Multiple Valued Logic for Delay-Insensitive Data Transfer Mechanism
Myeong-Hoon OH Dong-Soo HAR 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2005/05/01
Vol. E88-A  No. 5  pp. 1379-1383
Type of Manuscript:  LETTER
Category: VLSI Design Technology and CAD
Keyword: 
delay-insensitive data transferglobally asynchronous locally synchronous systemcurrent-mode multiple valued logic
 Summary | Full Text:PDF

Design of Decoupled Wrapper for Globally Asynchronous Locally Synchronous Systems
Myeong-Hoon OH Seok-Jae PARK Dong-Ik LEE Ho-Yong CHOI 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2004/06/01
Vol. E87-A  No. 6  pp. 1338-1346
Type of Manuscript:  Special Section PAPER (Special Section on Papers Selected from 2003 International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC 2003))
Category: 
Keyword: 
globally asynchornous locally synchronous (GALS) systemspausible clockingsynchronizationwrapper
 Summary | Full Text:PDF