| Munehiro MATSUURA
|
|
|
|
|
|
|
A Design Method of a Regular Expression Matching Circuit Based on Decomposed Automaton Hiroki NAKAHARA Tsutomu SASAO Munehiro MATSUURA | Publication: IEICE TRANSACTIONS on Information and Systems
Publication Date: 2012/02/01
Vol. E95-D
No. 2
pp. 364-373
Type of Manuscript:
Special Section PAPER (Special Section on Reconfigurable Systems) Category: Design Methodology Keyword: regular expression, NFA, DFA, MNFAU, FPGA, | | Summary | Full Text:PDF | |
|
|
|
|
|
|
|
|
|
A PC-Based Logic Simulator Using a Look-Up Table Cascade Emulator Hiroki NAKAHARA Tsutomu SASAO Munehiro MATSUURA | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2006/12/01
Vol. E89-A
No. 12
pp. 3471-3481
Type of Manuscript:
Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Simulation and Verification Keyword: LUT cascade, bdd_for_cf, functional decomposition, | | Summary | Full Text:PDF | |
|
|
|
|
|
|
|
|
|
|
|
|